Skip to main content
Log in

Analytical Modeling of Surrounding Gate Junctionless MOSFET Using Finite Differentiation Method

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

In this paper, a novel two-dimensional analytical model for threshold voltage on Dual Material Surrounding Gate Junctionless MOSFET is proposed. The analytical study is aimed at decomposing the 2-D Poisson Equations into two 1-D equations. This decomposition enables modeling of Dual Material Gates into two individual single gates. For this prospect, the Finite Differentiation Method is applied. The decomposed individual 1-D Poisson models are combined by employing relevant boundary constraints. This, in turn, provides a normal and easy solution for equation related to complex 2-D Poisson. The proposed potential model facilitates expressions of threshold voltage and sub-threshold swing. Finally, the simulation results and the analytical results were compared with the simulations obtained from TCAD which showed significant compatibility. Thus, it is defended that the proposed model illustrates the guidance regarding the designing of Dual Material Surrounding Gate Junctionless MOSFETs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Jazaeri F, Barbut L, Koukab A, Sallese J-M (2013) Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime. Solid State Electron 82:103–110

    Article  CAS  Google Scholar 

  2. Colinge JP, Lee CW, Afzalian A, Dehdashti N, Yan R, Ferain I, Razavi P, O’Neil B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2009) SOI gated resistor: CMOS without junctions” In Proceedings of IEEE International SOI Conference, pp. 1–2

  3. Singh J, Gadi V, Kumar MJ (2016) Modeling a Dual-Material-Gate Junctionless FET Under Full and Partial Depletion Conditions Using Finite-Differentiation Method. IEEE Transact Electron Dev 63(6):2282–2287

    Article  CAS  Google Scholar 

  4. Wang P, Zhuang Y, Li C, Li Y, Jiang Z (2014) Subthreshold behavior models for nanoscale junctionless double-gate MOSFETs with dual material gate stack, J Appl Phys 53(8)

  5. Chiang T-K (2012) A new quasi 2-D threshold voltage model for short-channel Junctionless cylindrical surrounding gate (JLCSG) MOSFETs. IEEE Transact Electron Dev 59(11):3127–3129

    Article  Google Scholar 

  6. Duarte JP, Choi SJ, Moon DI, Choi YK (2011) Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron Dev Lett 32(6):704–706

    Article  Google Scholar 

  7. Subrahmanyam B, Jagadesh Kumar M (2009) Recessed source concept in nanoscale vertical surrounding gate (VSG) MOSFETs for controlling short-channel effects. Int J Physics E: Low-Dimens Syst Nanostruct 41(4):671–676

    CAS  Google Scholar 

  8. Suveetha Dhanaselvam P, Balamurugan NB (2014) Performance analysis of fully depleted triple material surrounding gate (TMSG) SOI MOSFET. J Comput Electron 13:449–455

    Article  Google Scholar 

  9. Jagadesh Kumar M, Orouji AA, Dhakad H (2006) New dual-material SG nanoscale MOSFET: analytical threshold-voltage model. IEEE Transact Electron Dev 53(4):920–922

    Article  Google Scholar 

  10. Cong L, Zhuang YQ, Zhang L, Gang J (2013) Quasi-two- dimensional threshold voltage model for junctionless cylindrical surrounding gate metal-oxide-semiconductor field-effect transistor with dual-material gate. IOP Science (018501) 1–6

  11. Pal A, Sarkar A (2014) Analytical study of Dual Material Surrounding Gate MOSFET to suppress short-channel effects (SCEs). Int J Eng Sci Technol 17:205–212

    Google Scholar 

  12. Karthigai Pandian M, Balamurugan NB (2014) Analytical threshold voltage modeling of surrounding gate silicon nanowire transistors with different geometries. J Electric Eng Technol 9(6):742–751

    Google Scholar 

  13. Guangxi PX, Ding Z, Liu R, Wang L, Tang T-A (2014) Analytical models for electric potential, threshold voltage, and subthreshold swing of junctionless surrounding-gate transistors. IEEE Transact Electron Dev 61(3):688–695

    Article  Google Scholar 

  14. Suveetha Dhanaselvam P, Nithya Ananthi A (2014) Analytical modeling of surface potential in dual material junctionless surrounding gate MOSFETS. Proc IJIRSET Innov Eng Technol Conf 3(3):545–549

    Google Scholar 

  15. Ghosh P, Subhasis H, Gupta RS, Gupta M (2012) Analytical modeling and simulation for dual material gate stack architecture (DMGSA) cylindrical/surrounded gate MOSFET. J Semiconduct Technol Sci 12(4):458–466

    Article  Google Scholar 

  16. Harsupreetkaur SK, Halder S, Gupta RS (2007) An analytical drain current model for graded channel cylindrical/ surrounding gate MOSFET. Microelectron J 38:352–359

    Article  Google Scholar 

  17. Ghosh P, Haldar S, Gupta RS, Gupta M (2012) An analytical drain current model for dual material engineered cylindrical/surrounding gate MOSFET. Microelectron J 43:17–24

    Article  Google Scholar 

  18. Venkatesh M, Balamurugan NB (2019) New subthreshold performance analysis of germanium based dual halo gate stacked triple material surrounding gate tunnel field effect transistor. Supperlattices Microstruct - Elsevier 130:485–498

    Article  CAS  Google Scholar 

  19. Venkatesh M, Suguna M, Balamurugan NB (2020) Influence of germanium source dual halo dual dielectric triple material surrounding gate tunnel FET for improved analog/RF performance, Silicon – Springer

  20. Kumar MJ, Orouji AA, Dhakad H (2012) New dual material SG nanoscale MOSFET: Analytical threshold-voltage model. IEEE Electron Dev 53(4):920–923

    Article  Google Scholar 

  21. Balamurugan NB, Sankaranarayanan K, Suguna M (2008) A new scaling theory for the effective conducting path effect of dual material surrounding gate nanoscale MOSFETs. J Semiconduct Technol Sci 8(1):92–97

    Article  Google Scholar 

  22. Aggarwal S, Singh R (2012) Dual metal gate and conventional MOSFET at sub nm for analog application. Int J VLSI Design Commun Syst (VLSICS) 3(1):111–117

    Article  Google Scholar 

  23. Sowmya K, Balamurugan NB, Parvathy V (2019) A 2-D Modeling od Fe doped dual material gate AlGaN/AIN/GaN high electron mobility transistors for high frequency applications. Int J Electron Commun 103:46–56

    Article  Google Scholar 

  24. Sowmya K, Balamurugan NB (2019) Modeling and simulation of dual material-gate AlGaN/GaN high-electron-mobility transistor using finite difference method. Int J Numeric Modell: Electron Netw Dev Fields 32(3)

Download references

Acknowledgements

The authors are grateful to the Management of “Thiagarajar College of Engineering, Madurai” for the support extended to carry out this research work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to S. Preethi.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Preethi, S., Balamurugan, N.B. Analytical Modeling of Surrounding Gate Junctionless MOSFET Using Finite Differentiation Method. Silicon 13, 2921–2931 (2021). https://doi.org/10.1007/s12633-020-00653-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-020-00653-5

Keywords

Navigation