, Volume 11, Issue 2, pp 973–981 | Cite as

TFET on Selective Buried Oxide (SELBOX) Substrate with Improved ION/IOFF Ratio and Reduced Ambipolar Current

  • Dhruvajyoti BarahEmail author
  • Ashish Kumar Singh
  • Brinda Bhowmick
Original Paper


This paper proposes a new structure for tunnel field effect transistor on a selective buried oxide (SELBOX) substrate. An extensive simulation study and a comparative performance analysis of the key characteristics of the proposed geometry of TFET on SELBOX substrate and the conventional fully depleted silicon-on-insulator (FDSOI) TFETs have been done. It has been found that SELBOX can significantly reduce the OFF current, without affecting the ON current of the device; hence, higher order of ION/IOFF ratio (1010) can be obtained prevailing the advantages of FDSOI TEFTs.


Leakage current Silicon on insulator (SOI) Selective buried oxide (SELBOX) Subthreshold swing Tunnel field effect transistor (TFET) Band to band tunneling (BTBT) 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Knoch J, Mantl S, Appenzeller J (2007) Impact of the dimensionality on the performance of tunneling FETs: bulk versus one-dimensional devices. Solid State Electron 51:572–578CrossRefGoogle Scholar
  2. 2.
    Loan SA, Qureshi S et al (2010) A novel partial-ground-plane-based MOSFET on selective buried oxide: 2-D simulation study 57:671–680Google Scholar
  3. 3.
    Young KK (1989) Short-channel effect in fully depleted SOI MOSFETs. Electron Devices IEEE Trans Electron Devices 36:2–5Google Scholar
  4. 4.
    Adan AO, Higashi K (2001) OFF-state leakage current mechanisms in Bulk Si and SOI MOSFETs and their impact on CMOS ULSIs standby current. IEEE Trans Electron Devices 48:2050–2057CrossRefGoogle Scholar
  5. 5.
    Vishnoi R, Kumar MJ (2014) Compact analytical model of dual material gate tunneling field-effect transistor using interband tunneling and channel transport. IEEE Trans Electron Devices 61:1936–1942CrossRefGoogle Scholar
  6. 6.
    Chaudhry A, Kumar MJ (2004) Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review. IEEE Trans Device Mater Reliab 4:99–109CrossRefGoogle Scholar
  7. 7.
    Choi JY, Fossum JG (1991) Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFETs. IEEE Trans Electron Devices 38:1384–1391CrossRefGoogle Scholar
  8. 8.
    Loan SA, Qureshi S (2010) A novel partial-ground-plane-based MOSFET on selective buried oxide: 2-D simulation study. IEEE Trans Electron Devices 57:671–680CrossRefGoogle Scholar
  9. 9.
    Pal A, Sachid AB, Gossner H, Rao VR (2011) Insights into the design and optimization of tunnel-FET devices and circuits. IEEE Trans Electron Devices 58:1045–1053CrossRefGoogle Scholar
  10. 10.
    Choi WY, Park B, Lee JD, Liu TK (2007) Tunneling Field-Effect Transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28:743–745CrossRefGoogle Scholar
  11. 11.
    Nirschl T, Henzler S, Fischer J (2006) Scaling properties of the tunneling field effect transistor (TFET): device and circuit. Solid State Electron 50:44–51CrossRefGoogle Scholar
  12. 12.
    Kumar MJ, Janardhanan S (2013) Doping—less tunnel field effect transistor: design and investigation. IEEE Trans Electron Devices 60:3285–3290CrossRefGoogle Scholar
  13. 13.
    Koswatta SO, Lundstrom MS, Nikonov DE (2009) Performance comparison between p-i-n tunneling transistors and conventional MOSFETs. IEEE Trans Electron Devices 56:456–465CrossRefGoogle Scholar
  14. 14.
    Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-k gate dielectric. IEEE Trans Electron Devices 54:1725–1733CrossRefGoogle Scholar
  15. 15.
    Sivasankaran K, Mallick PS (2013) A comparative study of radio frequency stability performance of double gate MOSFET and double gate tunnel FET. In: Proceedings of the 2013 international conference Green computing, communication, conservation of energy ICGCE 2013, pp 220–224Google Scholar
  16. 16.
    Pal A, Dutta AK (2016) Analytical drain current modeling of double-gate tunnel field-effect transistors. IEEE Trans Electron Devices 63:3213–3221CrossRefGoogle Scholar
  17. 17.
    Sahoo S, Panda S, Mishra GP, Dash S (2016) Tunneling path based analytical drain current model for double gate Tunnel FET (DG-TFET). In: International conference on emerging trends in electrical electronics & sustainable energy systems 2016, pp 337–341Google Scholar
  18. 18.
    Bhushan B, Nayak K, Rao VR (2012) DC compact model for SOI tunnel field-effect transistors. IEEE Trans Electron Devices 59:2635–2642CrossRefGoogle Scholar
  19. 19.
    Goswami R, Bhowmick B (2016) Circular gate tunnel FET: optimization and noise analysis. Procedia Comput Sci 93:125–131CrossRefGoogle Scholar
  20. 20.
    Goswami R, Bhowmick B, Baishya S (2015) Electrical noise in Circular Gate Tunnel FET in presence of interface traps. Superlattices Microstruct 86:342–354CrossRefGoogle Scholar
  21. 21.
    Balamurugan NB, Priya GL, Manikandan S, Srimathi G (2016) Analytical modeling of dual material gate all around stack architecture of tunnel FET. In: Proceedings of the IEEE international conference on VLSI design 2016–March, pp 294–299Google Scholar
  22. 22.
    Beneventi GB, Gnani E, Gnudi A et al (2014) Dual-metal-gate InAs tunnel FET with enhanced turn-on steepness and high on-current. IEEE Trans Electron Devices 61:776–784CrossRefGoogle Scholar
  23. 23.
    Mitra SK, Goswami R, Bhowmick B (2016) A hetero-dielectric stack gate SOI-TFET with back gate and its application as a digital inverter. Superlattices Microstruct 92:37–51CrossRefGoogle Scholar
  24. 24.
    Ahish S, Sharma D, Vasantha MH, Kumar YBN (2016) Design and analysis of novel InSb/Si Heterojunction double gate tunnel field effect transistor. In: 2016 IEEE Computer society annual symposium on VLSI, pp 105–109Google Scholar
  25. 25.
    Sant S, Schenk A (2015) Band-offset engineering for GeSn-SiGeSn hetero tunnel FETs and the role of strain. IEEE J Electron Devices Soc 3:164–175CrossRefGoogle Scholar
  26. 26.
    Mojumder NN, Roy K (2009) Band-to-band tunneling ballistic nanowire FET: circuit-compatible device modeling and design of ultra-low-power digital circuits and memories. IEEE Trans Electron Devices 56:2193–2201CrossRefGoogle Scholar
  27. 27.
    Lv Y, Huang Q, Wang H et al (2016) A numerical study on graphene nanoribbon heterojunction dual-material gate tunnel FET. IEEE Electron Device Lett 37:1354–1357CrossRefGoogle Scholar
  28. 28.
    Sentaurus Device ManualGoogle Scholar
  29. 29.
    Schenk A (1993) Rigorous theory and simplified model of the band-to-band tunneling in silicon. Solid State Electron 36:19–34CrossRefGoogle Scholar
  30. 30.
    Tsividis Y, McAndrew C (2010) Operation and modeling of the MOS transistor. Oxford University Press, LondonGoogle Scholar
  31. 31.
    Mookerjea S, Krishnan R, Datta S, Narayanan V (2009) Effective capacitance and drive current for tunnel FET (TFET) CV/I estimation. IEEE Trans Electron Devices 56:2092–2098CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V., part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringNational Institute of TechnologySilcharIndia

Personalised recommendations