Skip to main content
Log in

Challenges in introducing high-density interconnect technology in printed circuit boards for space applications

  • Original Paper
  • Published:
CEAS Space Journal Aims and scope Submit manuscript

Abstract

Despite its introduction over 3 decades ago, designing, manufacturing and testing of high-density interconnect (HDI) printed circuit boards (PCBs) remains a topic of discussion. A plethora of advanced manufacturing processes is used to realize HDI PCBs in general and microvias in particular. The introduction of HDI technology for space applications and the pursuit for qualification by the European Space Agency create the need for a critical review of existing test methods. Two categories of HDI technology are considered: two levels of staggered microvias (basic HDI) and three levels of semi-stacked microvias (complex HDI). Several challenges were encountered during the design, testing and evaluation of the basic HDI technology. The main issues were related to the positioning of the microvias with respect to the core via, interconnection stress testing (IST) coupon design, microvia failures and core via performance. ESA has gained significant heritage with interconnection stress testing. IST parameters for mechanical vias and microvias are defined in the current European Cooperation for Space Standardization (ECSS) standard for PCBs. Especially for microvias, recent experiences with failures have led to a revision of the test method. Alternatives microvia test methods as convection reflow assembly simulation and current-induced thermal cycling (CITC) are explored in this study. A thorough understanding of the impact of design variables, manufacturing processes and test parameters is vital for meaningful microvia testing.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Buffardo, M., Scione, E., Fabio, C.T., Daniele, C., Giovanni, R.E.: Implementation of double insulation at satellite level: an approach. 2019 European Space Power Conference (ESPC), France, 2019.

  2. Birch, B., Straznicky, I., Smetana, J.: Reliability testing of multiple level microvia structures following exposure to lead-free assembly. SMTA International 2017 Proceedings, Rosemont, IL, 2017.

  3. Bakhshi, R., Azarian, M.H., Pecht, M.G.: Effects of voiding on the degradation of microvias in high density interconnect printed circuit boards under thermomechanical stresses. IEEE Trans. Compon. Packag. Manuf. Technol. 4(8), 1374–1379 (2014)

    Article  Google Scholar 

  4. Salahouelhadj, A., Martiny, M., Mercier, S., Bodin, L., Manteigas, D., Stephan, B.: Reliability of thermally stressed rigid–flex printed circuit boards for High Density Interconnect applications. Microelectron. Reliab. 54(1), 204–213 (2014)

    Article  Google Scholar 

  5. McCurdy, M., de Sousa, I., Martel, R., Lessard, A.: CGA trends and capabilities. SMTA International 2015 Proceedings, Rosemont, IL, 2015.

  6. Schafsteller, B., Ramos, G., Rosin, M., Schlosser, T.: ENIG corrosion—when it gets critical and how is the status in the PCB industry?. SMTA International 2020 Proceedings, 2020.

  7. Gumpert, B., Fox, W., Don Dupriest, C.: Evaluation of the use of ENEPIG in small solder joints in thermal cycling. SMTA International 2016 Proceedings, Rosemont, IL, 2016.

  8. ECSS-Q-ST-70-12C: Design rules for printed circuit boards. www.escies.org (2014)

  9. ECSS-Q-ST-70-60C: PCB qualification and procurement. www.escies.org (2019)

  10. Cauwe, M., Vandevelde, B., Nawghane, C., Van De Slyeke, M., Bosman, E., Verhegge, J., Coulon, A., Heltzel, S.: High-density interconnect technology assessment of printed circuit boards for space applications. J. Microelectron. Electron. Packag. 17(3), 79–88 (2020)

    Article  Google Scholar 

  11. Girard, G., Jrad, M., Bahi, S., Martiny, M., Mercier, S., Bodin, L., Nevo, D., Dareys, S.: Experimental and numerical characterization of thin woven composites used in printed circuit boards for high frequency applications. Compos. Struct. 193, 140–153 (2018)

    Article  Google Scholar 

  12. IPC-WP-023: IPC Technology Solutions White Paper on Performance-Based Printed Board OEM Acceptance: Via Chain Continuity Reflow Test: The Hidden Reliability Threat, 2018

  13. Heltzel, S., Cauwe, M., Bennett, J., Rohr, T.: Advanced PCB technologies for space and their assessment using up-to-date standards. CEAS Space J. (to be published)

  14. Heltzel, S., Goutorbe, P.E., Guiraud, J.M., Rohr, T.: Microvia process guidelines. In: Proceedings of the 21st IPC APEX EXPO, 2021.

  15. Cauwe, M., Neves, R., Furlong, J., Knadle, K.: IPC/IMEC/ESA microvia tv test results. In: Proceedings of the 21st IPC APEX EXPO, 2021.

  16. Strickland, J.R., Magera, J.: How MSI applied technology beat the microvia hidden threat. IPC High Reliability Forum, Baltimore, ML, 2018.

  17. Birch, B.: Reliability testing for microvias in printed wire boards. Circuit World 35(4), 3–17 (2009)

    Article  Google Scholar 

  18. Ning, Y., Azarian, M.H., Pecht, M.: Development of a microvia fatigue life model using a response surface method. IEEE Trans Device Mater Reliab (2019). https://doi.org/10.1109/TDMR.2019.2898179(2019)

    Article  Google Scholar 

  19. Cauwe, M., Heltzel, S., Furlong, J., Nawghane, C., Van De Slyeke, M., Coulon, A.: Round robin testing of HDI technology from space-qualified PCB manufacturers. In: Proceedings of the 21st IPC APEX EXPO, 2021.

  20. Baccam, J.: Microvia reliability. IPC High Reliability Forum, Baltimore, ML, 2018.

  21. Armendariz, N.: Design, materials, processing effects, test and analytical methods for PCB microvia integrity. In: Proceedings of the 19th IPC APEX EXPO, San Diego, CA, 2019

  22. Knadle, K.: The keys to 100% effective reliability testing and failure analysis of HDI/Microvias. In: Proceedings of the 20th IPC APEX EXPO, San Diego, CA, 2020

Download references

Acknowledgements

The work in this paper is performed in the frame of an ESA GSTP project (ESA Contract No.: 4000122931/18/NL/LvH). The authors would like to thank Jason Furlong from PWB Interconnect Solutions and all members of the ESA PCB/SMT working group for their valuable insights and feedback.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Maarten Cauwe.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Cauwe, M., Vandevelde, B., Nawghane, C. et al. Challenges in introducing high-density interconnect technology in printed circuit boards for space applications. CEAS Space J 15, 101–112 (2023). https://doi.org/10.1007/s12567-021-00403-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12567-021-00403-2

Keywords

Navigation