Skip to main content
Log in

A two-dimensional simulation model for the molded underfill process in flip chip packaging

  • Published:
Journal of Mechanical Science and Technology Aims and scope Submit manuscript

Abstract

The flip chip process involves the deposition of solder bumps on the chip surface and their subsequent direct attachment and connection to a substrate. Underfilling traditional flip chip packaging is typically performed following a two-step approach. The first step uses capillary force to fill the gap between the chip and the substrate, and the second step uses epoxy molding compound (EMC) to overmold the package. Unlike traditional flip chip packaging, the molded underfill (MUF) concept uses a single-step approach to simultaneously achieve both underfill and overmold. MUF is a simpler and faster process. In this study, a 2D numerical model is developed to simulate the front movement of EMC flow and the void formation for different geometric parameters. The 2D model simplifies the procedures of geometric modeling and reduces the modeling time for the MUF simulation. Experiments are conducted to verify the prediction results of the model. The effect on void formation for different geometric parameters is investigated using a 2D model.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Y. Guo, et al., A model of the underfill flow process: particle distribution effects, Electronic Components and Technology Conference (1999) 71–76.

    Google Scholar 

  2. W. B. Young and W. L. Yang, Underfill viscous flow between parallel plates and solder bumps, IEEE Transactions on Components and Packaging Technologies, 25 (2002) 695–700.

    Article  Google Scholar 

  3. W. B. Young, Anisotropic behavior of the capillary action in flip chip underfill, Microelectronics Journal, 34 (2003) 1031–1036.

    Article  Google Scholar 

  4. S. J. Han and K. K. Wang, Analysis of the flow of encapsulant during underfill encapsulation of flip-chips, IEEE Transactions on Components Packaging and Manufacturing Technology Part B-Advanced Packaging, 20 (1997) 424–433.

    Article  Google Scholar 

  5. J. L. Wang, Flow time measurements for underfills in flipchip packaging, IEEE Transactions on Components and Packaging Technologies, 28 (2005) 366–370.

    Article  Google Scholar 

  6. J. W. Wan et al., An analytical model for predicting the underfill flow characteristics in flip-chip encapsulation, IEEE Transactions on Advanced Packaging, 28 (2005) 481–487.

    Article  Google Scholar 

  7. J. W. Wan et al., A theoretical analysis of the concept of critical, clearance toward a design methodology for the flipchip package, Journal of Electronic Packaging, 129 (2007) 473–478.

    Article  Google Scholar 

  8. S. W. Lin and W. B. Young, Study on bump arrangement to accelerate the underfill flow in flip-chip packaging, IEEE Transactions on Components Packaging and Manufacturing Technology, 3 (2013) 40–45.

    Article  Google Scholar 

  9. W. B. Young, Non-newtonian flow formulation of the underfill process in flip-chip packaging, IEEE Transactions on Components Packaging and Manufacturing Technology, 1 (2011) 2033–2037.

    Article  Google Scholar 

  10. W. B. Young, Effect on filling time for a non-newtonian flow during the underfilling of a flip chip, IEEE Transactions on Components Packaging and Manufacturing Technology, 1 (2011) 1048–1053.

    Article  Google Scholar 

  11. M. Joshi et al., Molded underfill (MUF) technology for flip chip packages in mobile applications, Electronic Components and Technology Conference, 1-4 (2010) 1250–1257.

    Google Scholar 

  12. J. Y. Lee et al., Molded underfill development for flipStack CSP, Electronic Components and Technology Conference (2009) 954–959.

    Google Scholar 

  13. M. W. Lee et al., A study on the rheological characterization and flow modeling of molded underfill (MUF) for optimized void elimination design, Electronic Components and Technology Conference (2008) 382–388.

    Google Scholar 

  14. J. Tamil et al., Molding flow modeling and experimental study on void control for flip chip package panel molding with molded underfill technology, Journal of Microelectronics and Electronic Packaging, 9 (2012) 19–30.

    Google Scholar 

  15. W. B. Young and W. L. Yang, The effect of solder bump pitch on the underfill flow, IEEE Transactions on Advanced Packaging, 25 (2002) 537–542.

    Article  Google Scholar 

  16. W. B. Young, Thermal behaviors of the resin and mold in the process of resin transfer molding, Journal of Reinf. Plast. compos., 14 (1995) 310–332.

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Wen-Bin Young.

Additional information

Recommended by Editor Haedo Jeong

Xue-Ru Guo received the M.S. degree in Aeronautics andAstronautics from National Cheng Kung University, Taiwan in 2014.

Wen-Bin Young received the M.S. and Ph.D. degrees in Mechanical Engineering from The Ohio State University, Columbus, Ohio, in 1988 and 1991, respectively. He is a professor in the department of Aeronautics and Astronautics at the National Chung Kung University, Taiwan. His research interests are in the areas of composite manufacturing, plastic processing, injection molding, and packaging.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Guo, XR., Young, WB. A two-dimensional simulation model for the molded underfill process in flip chip packaging. J Mech Sci Technol 29, 2967–2974 (2015). https://doi.org/10.1007/s12206-015-0627-7

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12206-015-0627-7

Keywords

Navigation