A new universal gate for low power SoC applications
This paper formulates a new design technique for an area and energy efficient Universal NAND gate. The proposed robust three transistors (3T) based NAND gate is just as effective for dynamic power control in CMOS VLSI circuits for System on Chip (SoC) applications. The 3T NAND gate is intuitively momentous and lead to better performance measures in terms of dynamic power, reduced area and high speed while maintaining comparable performance than the other available NAND gate logic structures. Simulation tests were performed by employing standard Berkeley Predictive Technology Model (BPTM) 22 nm, 45 nm and 90 nm process technologies. The experiment and simulation results show that, the proposed 3T NAND gate effectively outperforms the basic CMOS NAND gate with excellent driving capability and signal integrity with exact output logic levels.
KeywordsLow power CMOS pass-transistor NAND gate Koomey’s law
- Baskaran K, Geetha Priya M and Krishnaveni D 2011 Leakage power reduction techniques in deep submicron technologies for VLSI applications. Proceedings of International Conference on Communication Technology and System Design, Elsevier- Procedia Engineering, 30:1163–1170Google Scholar
- Franco Maloberti 2001 Analog design for CMOS VLSI systems. The Netherlands: Kluwer Academic PublishersGoogle Scholar
- Koomey Jonathan, Berard Stephen, Sanchez Marla and Wong Henry 2011 Implications of historical trends in the electrical efficiency of computing. Annals of the History of Computing, IEEE, 33: 46–54Google Scholar
- Srinivasan S, Geetha Priya M and Baskaran K 2012 PTL/CMOS Logic based full adder for high speed applications. International Journal of Advanced Computing, 35:84–87Google Scholar