Skip to main content

Silicon carbide die sintering layer: manufacturing process optimization and modeling


The massive development of Hybrid and Electrical Vehicles is strongly impacting the semiconductor industry demanding for highly reliable Power Electronic components. These challenges mainly originate from Silicon Carbide MOSFET’s superior properties allowing high power, high temperature capability, fast switching transients and high electric field operations. All these features can be obtained in a significant reduced chip area. In order to benefit from the disrupting advantages of these wide band gap semiconductor based power devices, a strong focus on silver sintering, as one of the most promising die attach technologies, is needed to withstand these challenging requirements. The aim of this work is to develop an integrated methodology, numerical and experimental, to assess the Ag sintering die attach process for a SiC power MOSFET. Different process parameters have been benchmarked by means of physical analyses, performed at time zero and also after liquid-to-liquid thermal shock aging test. The sintering flakes densification process has been reproduced by Finite Element Analysis and the obtained morphological texture has been used for extracting the mechanical properties of the layer as a function of the thermo-compression process itself. A simulation method, based on the evaluation of the inelastic strain accounted per cycle has been used for matching the experimental results according to an aging model. Furthermore, it has been predicted the silver sintering performances considering an active temperature cycle. The proposed methodology has supported the optimization of silver sintering parameters and has calculated the reliability performances of the silver sintering joint due to costumer-like active temperature cycle. Negligible sintering degradation has been carried out with a predicted number of cycles over two millions, suggesting die attach failure is not a relevant reliability bottleneck.

This is a preview of subscription content, access via your institution.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14



Active metal brazed


Computer aided design


End of life


Finite element analysis


Focus ion beam


Metal-oxide-semiconductor field-effect transistor




Scanning acoustic microscopy


Scanning electron microscopy

\(V_F\) :

Body diode forward voltage


  1. Bai, J., Zhang, Z., Calata, J., Lu, G.: Characterization of low-temperature sintered nanoscale silver paste for attaching semiconductor devices. In: 2005 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis, pp. 1–5. IEEE (2005).

  2. Balk, L.J.: Scanning acoustic microscopy. Surf. Interface Anal. 9(1), 47–54 (1986).

    Article  Google Scholar 

  3. Calabretta, M., Sitta, A., Oliveri, S.M., Sequenzia, G.: Design and process optimization of a sintered joint for power electronics automotive applications. In: International Conference on Design, Simulation, Manufacturing: The Innovation Exchange, pp. 470–480. Springer (2019).

  4. Calabretta, M., Sitta, A., Oliveri, S.M., Sequenzia, G.: Silver sintering for silicon carbide die attach: process optimization and structural modeling. Appl. Sci. 11(15), 7012 (2021).

    Article  Google Scholar 

  5. Dudek, R., Döring, R., Sommer, P., Seiler, B., Kreyssig, K., Walter, H., Becker, M., Günther, M.: Combined experimental-and fe-studies on sinter-ag behaviour and effects on igbt-module reliability. In: 2014 15th International Conference on Thermal, Mechanical and Mulit-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp. 1–9. IEEE (2014).

  6. Dudek, R., Sommer, P., Fix, A., Rzepka, S., Michel, B.: Reliability issues for high temperature interconnections based on transient liquid phase soldering. In: 2013 14th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp. 1–8. IEEE (2013).

  7. Göbl, C., Faltenbacher, J.: Low temperature sinter technology die attachment for power electronic applications. In: 2010 6th International Conference on Integrated Power Electronics Systems, pp. 1–5. IEEE (2010)

  8. Goehre, J., Schneider-Ramelow, M., Geißler, U., Lang, K.D.: Interface degradation of al heavy wire bonds on power semiconductors during active power cycling measured by the shear test. In: 2010 6th International Conference on Integrated Power Electronics Systems (CIPS), pp. 1–6. IEEE (2010)

  9. Gökdeniz, Z., Khatibi, G., Nicolics, J., Steiger-Thirsfeld, A.: Behaviour of silver-sintered joints by cyclic mechanical loading and influence of temperature. In: 2019 22nd European Microelectronics and Packaging Conference & Exhibition (EMPC), pp. 1–6. IEEE (2019).

  10. Herboth, T., Früh, C., Günther, M., Wilde, J.: Assessment of thermo-mechanical stresses in low temperature joining technology. In: 2012 13th International Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, pp. 1–7. IEEE (2012).

  11. Herboth, T., Guenther, M., Fix, A., Wilde, J.: Failure mechanisms of sintered silver interconnections for power electronic applications. In: 2013 IEEE 63rd Electronic Components and Technology Conference, pp. 1621–1627. IEEE (2013).

  12. Herold, C., Franke, J., Bhojani, R., Schleicher, A., Lutz, J.: Requirements in power cycling for precise lifetime estimation. Microelectron. Reliab. 58, 82–89 (2016).

    Article  Google Scholar 

  13. Herold, C., Sun, J., Seidel, P., Tinschert, L., Lutz, J.: Power cycling methods for sic mosfets. In: 2017 29th International Symposium on Power Semiconductor Devices and IC’s (ISPSD), pp. 367–370. IEEE (2017).

  14. Huang, Y., Luo, Y., Xiao, F., Liu, B.: Failure mechanism of die-attach solder joints in IGBT modules under pulse high-current power cycling. IEEE J. Emerg. Sel. Top. Power Electron. 7(1), 99–107 (2019).

    Article  Google Scholar 

  15. Klaka, S., Sittig, R.: Reduction of thermomechanical stress by applying a low temperature joining technique. In: Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics, pp. 259–264 (1994).

  16. Knoerr, M., Kraft, S., Schletz, A.: Reliability assessment of sintered nano-silver die attachment for power semiconductors. In: 2010 12th Electronics Packaging Technology Conference, pp. 56–61. IEEE (2010).

  17. Knoerr, M., Schletz, A.: Power semiconductor joining through sintering of silver nanoparticles: Evaluation of influence of parameters time, temperature and pressure on density, strength and reliability. In: 2010 6th International Conference on Integrated Power Electronics Systems, pp. 1–6. IEEE (2010)

  18. Liu, C., Brem, F., Riedel, G., Eichelberger, E., Hofmann, N.: The influence of thermal cycling methods on the interconnection reliability evaluation within IGBT modules. In: 2012 4th Electronic System-Integration Technology Conference, pp. 1–5 (2012).

  19. Long, X., Du, C., Hu, B., Li, M.: Comparison of sintered silver micro and nano particles: from microstructure to property. In: 2018 20th International Conference on Electronic Materials and Packaging (EMAP), pp. 1–4. IEEE (2018).

  20. Morozumi, A., Hokazono, H., Nishimura, Y., Mochizuki, E., Takahashi, Y.: Influence of antimony on reliability of solder joints using sn-sb binary alloy for power semiconductor modules. Trans. Jpn. Inst. Electron. Packaging 8(1), 8–17 (2015).

    Article  Google Scholar 

  21. Russo, S., Bazzano, G., Cavallaro, D., Sitta, A., Calabretta, M.: Thermal analysis approach for predicting power device lifetime. IEEE Trans. Dev. Mater. Reliab. PP, 1–1 (2019).

    Article  Google Scholar 

  22. Schaal, M., Klingler, M., Wunderle, B.: Silver sintering in power electronics: The state of the art in material characterization and reliability testing. In: 2018 7th Electronic System-Integration Technology Conference (ESTC), pp. 1–18. IEEE (2018).

  23. Schmitt, W., Chew, L.M.: Silver sinter paste for sic bonding with improved mechanical properties. In: 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), pp. 1560–1565. IEEE (2017).

  24. Schwarzbauer, H., Kuhnert, R.: Novel large area joining technique for improved power device performance. IEEE Trans. Ind. Appl. 27(1), 93–95 (1991).

    Article  Google Scholar 

  25. Ying, L.C., Fei, C.C.: Temperature cycling and thermal shock correlation in DPAK amp;amp; DSO packages. In: 2012 10th IEEE International Conference on Semiconductor Electronics (ICSE), pp. 458–461 (2012).

Download references


The authors thank Marco Torrisi and Sebastiano Russo (STMicroelectronics) for the support in the experimental and reliability activities.

Author information

Authors and Affiliations


Corresponding author

Correspondence to Michele Calabretta.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This paper belongs to a research path funded by Regione Sicilia (Azione 1.2.1_03 del PO FESR SICILIA 2014-2020-Progetto PON03PE_00206_1 AMELIE“Advanced framework for Manufacturing Engineering and product Lifecycle Enhancement.”CUP G76I20000060007)

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Calabretta, M., Sitta, A. & Sequenzia, G. Silicon carbide die sintering layer: manufacturing process optimization and modeling. Int J Interact Des Manuf 16, 167–176 (2022).

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI:


  • Silver sintering
  • Silicon carbide
  • Reliability
  • Simulation
  • Active temperature cycle