Advertisement

Wuhan University Journal of Natural Sciences

, Volume 19, Issue 6, pp 519–525 | Cite as

Register reallocation for soft error reduction

  • Peng Wen
  • Guochang Yan
  • Xuhui Li
  • Shi Ying
Computer Science
  • 58 Downloads

Abstract

Subsequently to the problem of performance and energy overhead, the reliability problem of the system caused by soft error has become a growing concern. Since register file (RF) is the hottest component in processor, if not well protected, soft errors occurring in it will do harm to the system reliability greatly. In order to reduce soft error occurrence rate of register file, this paper presents a method to reallocate the register based on the fact that different live variables have different contribution to the register file vulnerability (RFV). Our experimental results on benchmarks from MiBench suite indicate that our method can significantly enhance the reliability.

Key words

register allocation soft error reliability 

CLC number

TP 314 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Baumann R C. Radiation-induced soft errors in advanced semiconductor technologies[J]. Device and Materials Reliability, IEEE Transactions on, 2005, 5(3): 305–316.CrossRefGoogle Scholar
  2. [2]
    Wilson L. International technology roadmap for semiconductors[EB/OL].[2011-05-10]. http://www.itrs.net/Links/2008ITRS/Home2008.htm.Google Scholar
  3. [3]
    Greg S, Guo Z, Najjar W, et al. Techniques for synthesizing binaries to an advanced register/memory structure[C]// Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays. New York: ACM Press, 2005: 118–124.Google Scholar
  4. [4]
    Jason A B, Gupta S, Feng S G, et al. Cost-efficient soft error protection for embedded microprocessors[C]// Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems. New York: ACM Press, 2006: 421–431.Google Scholar
  5. [5]
    Gokhan M, Chowdhury M H, Mallik A, et al. Engineering over-clocking: Reliability-performance trade-offs for high-performance register files[C]// International Conference on Dependable Systems and Networks Proceedings. Piscataway N J: IEEE Press, 2005: 770–779.Google Scholar
  6. [6]
    Montesinos P, Liu W, Torrellas J. Using register lifetime predictions to protect register files against soft errors[C]//37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2007. DSN’07. Piscataway N J: IEEE Press, 2007: 286–296.Google Scholar
  7. [7]
    Kandala M, Zhang W, Yang L T. An area-efficient approach to improving register file reliability against transient errors[C]//Advanced Information Networking and Applications Workshops, 2007, AINAW’07. 21st International Conference on. Piscataway N J: IEEE Press, 2007, 1: 798–803.Google Scholar
  8. [8]
    Yan J, Zhang W. Compiler-guided register reliability improvement against soft errors[C]//Proceedings of the 5th ACM International Conference on Embedded Software. New York: ACM Press, 2005: 203–209.Google Scholar
  9. [9]
    Lee J, Shrivastava A. Compiler-managed register file protection for energy-efficient soft error reduction [C]// Proceedings of the 2009 Asia and South Pacific Design Automation Conference. Piscataway N J: IEEE Press, 2009: 618–623.Google Scholar
  10. [10]
    Lee J, Shrivastava A. A compiler-microarchitecture hybrid approach to soft error reduction for register files[J]. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 2010, 29(7): 1018–1027.CrossRefGoogle Scholar
  11. [11]
    Jason A B, Gupta S, Feng S G, et al. Cost-efficient soft error protection for embedded microprocessors [C]// Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems. New York: ACM Press, 2006: 421–431.Google Scholar
  12. [12]
    Timothy J S, Robert M, Mark A C, et al. IBM’s S/390 G5 microprocessor design[J]. Micro IEEE, 1999, 19(2): 12–23.CrossRefGoogle Scholar
  13. [13]
    Phelan R. Solutions for Soft Errors in System on Chip Designs[EB/OL].[2014-04-15].http://www.design-reuse.com/articles/6930/solutions-for-soft-errors-in-system-on-chip-designs.html.Google Scholar
  14. [14]
    Lee J, Shrivastava A. Static analysis to mitigate soft errors in register files[C]//Proceedings of the Conference on Design, Automation and Test in Europe. Leuven, Belgium: European Design and Automation, 2009: 1367–1372.Google Scholar
  15. [15]
    George A R, Chang J, Vachharajani N, et al. SWIFT: Software implemented fault tolerance[C]// Proceedings of the International Symposium on Code Generation and Optimization. Piscataway N J: IEEE Press, 2005: 243–254.Google Scholar
  16. [16]
    Lee J, Shrivastava A. A compiler optimization to reduce soft errors in register files[C]//ACM Sigplan Notices. New York: ACM Press, 2009, 44(7): 41–49.Google Scholar
  17. [17]
    Matthew R G, Ringenberg J S, Dan Ernst, et al. MiBench: A free, commercially representative embedded benchmark suite[C]// IEEE International Workshop on Workload Characterization, 2001. Piscataway N J: IEEE Press, 2001: 3–14.Google Scholar
  18. [18]
    Wu Y, Larus J R. Static branch frequency and program profile analysis[C]// Proceedings of the 27th Annual International Symposium on Microarchitecture. New York: ACM Press, 1994: 1–11.Google Scholar

Copyright information

© Wuhan University and Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  1. 1.School of Information ManagementWuhan UniveristyWuhanHubei, China
  2. 2.State Key Laboratory of Software EngineeringWuhan UniversityWuhanHubei, China

Personalised recommendations