Abstract
A 1 kbit antifuse one time programmable (OTP) memory IP, which is one of the non-volatile memory IPs, was designed and used for power management integrated circuits (ICs). A conventional antifuse OTP cell using a single positive program voltage (V PP) has a problem when applying a higher voltage than the breakdown voltage of the thin gate oxides and at the same time, securing the reliability of medium voltage (V M) devices that are thick gate transistors. A new antifuse OTP cell using a dual program voltage was proposed to prevent the possibility for failures in a qualification test or the yield drop. For the newly proposed cell, a stable sensing is secured from the post-program resistances of several ten thousand ohms or below due to the voltage higher than the hard breakdown voltage applied to the terminals of the antifuse. The layout size of the designed 1 kbit antifuse OTP memory IP with Dongbu HiTek’s 0.18 μm Bipolar-CMOS-DMOS (BCD) process is 567.9 μm×205.135 μm and the post-program resistance of an antifuse is predicted to be several ten thousand ohms.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
ITO H, NAMEKAWA T. Pure CMOS one-time programmable memory using gate-Ox anti-fuse [C]// SZAJDA K. Proceedings of the CICC 2004 Conference. Florida: Institute of Electrical & Electronics Engineers Inc, 2004: 469–472.
KOTHANDARAMAN C. Electrically programmable fuse (eFUSE) using electromigration in silicides [J]. IEEE Electron Device Letters, 2002, 23(9): 523–525.
FELLNER J, BOESMUELLER P, REITER H. Lifetime study for a poly fuse in a 0.35 μm polycide CMOS process [C]// Proceedings of IEEE the 43rd Annual International Reliability Physics Symposium. San Jose: Reliability Physics Symposium, 2005: 446–449.
ALAVI M, BOHR M, HICKS J, DENHAM M, CASSENS A, DOUGLAS D, TSAI M C. A PROM element based on silicide agglomeration of poly fuses in a CMOS logic process [C]// IEEE Electron Devices Society. Proceedings of IEEE Electron Devices Meeting. Washington: Institute of Electrical & Electronics Engineers Inc, 1997: 855–858.
KPTHANDARAMAN C, IYER S K, IYER S S. Electrically programmable fuse (efuse) using electromigration in silicides [J]. IEEE Electron Device Letters, 2002, 23(9): 523–525.
UEDA T, TAKAOKA H, HAMADA M, KOBAYASHI Y, ONO A. A novel Cu electrical fuse structure and blowing scheme utilizing crack-assisted mode for 90-45 nm-node and beyond [C]// Proceedings of Symposium on VLSI Technology. Hawaii: Symposia on VLSI Technology & Circuits, 2006: 138–139.
SAFRAN J, LESLIE A, FREDEMAN G, KOTHANDARAMAN C, CESTERO A, CHEN X, RAJEEVAKUMAR R, KIM D K, LI Y Z, MOY D, ROBSON N, KIRIHATA T, IYER S. A compact efuse programmable array memory for SOI CMOS [C]// NATARAJAN S. Proceedings of Symposium on VLSI Circuits. Kyoto: Emerging Memory Technologies Inc, 2007: 72–73.
ROBSON N, SAFRAN J, KOTHANDARAMAN C, CESTERO A, CHEN X, RAJEEVAKUMAR R, LESLIE A, MOY D, KIRIHATA T, IYER S. Electrically programmable fuse (efuse): From memory redundancy autonomic chips [C]// MECHLER J T. Proceedings of IEEE Custom Integrated Circuits Conference. San Jose: Institute of Electrical and Electronics Engineers Inc, 2007: 799–804.
LIM K N, KANG S S, CHOI J H, JOO J H, LEE Y S, LEE J S, CHO S I, RYU B G. Bit line coupling scheme and electrical fuse circuit for reliable operation of high density DRAM [C]// MOTOMURA M. Proceedings of Symposium on VLSI Circuits. Kyoto: IEEE Service Center Single Publication Sales Unit, 2001: 33–34.
DEPAS M. Soft Breakdown of Ultra-Thin Gate Oxide Layers [J]. IEEE Transactions on Electron Devices, 2004, 43(9): 1499–1504.
CHOI J S, WEE J K, CHO H Y, KIM P J, OH J K, LEE C H, CHUNG J Y, KIM S J, YANG W. Antifuse EPROM circuit for field programmable DRAM [C]// WUORINEN J H. Proceedings of IEEE International Solid-State Circuits Conference. San Francisco: IEEE Standards Office, 2000: 406–407.
CHA H K, YUN I H, KIM J B, SO B C, CHUN K H, NAM I K, LEE K R. A 32-KB standard CMOS antifuse one-time programmable ROM embedded in a 16-bit microcontroller [J]. IEEE Journal of Solid-State Circuits, 2006, 41(9): 2115–2124.
BARSATAN R, MAN T Y, CHAN M S. A zero mask one-time programmable memory array for RFID applications [C]// Proceedings of IEEE International Symposium on Circuits and Systems. Island of Kos: Institute of Electrical and Electronics Engineers, 2006: 975–978.
MATSUFUJI K, NAMEKAWA T, NAKANO H, ITO H, WADA O, OTSUKA N. A 65 nm pure CMOS one-time programmable memory using a two-port antifuse cell implemented in a matrix structure [C]// Proceedings of IEEE Asian Solid-State Circuit Conference. Jeju: IEEE Solid-State Circuits Society, 2007: 212–215.
LEE J H, KANG M C, JIN L Y, JANG J H, HA P B, KIM Y H. Design of a asynchronous eFuse one-time programmable memory IP of 1 Kilo bits based on a logic process [J]. Journal of Korea Institute of Maritime Information and Communication Sciences, 2009, 13(7): 1371–1378.
Author information
Authors and Affiliations
Corresponding author
Additional information
Foundation item: Work supported by the Second Stage of Brain Korea 21 Projects
Rights and permissions
About this article
Cite this article
Jin, Ly., Jang, JH., Kim, DH. et al. Design of 1 kbit antifuse one time programmable memory IP using dual program voltage. J. Cent. South Univ. Technol. 18, 125–132 (2011). https://doi.org/10.1007/s11771-011-0669-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11771-011-0669-7