Abstract
This paper presents the design of a full-duplex multi-rate vocoder which implements an LPC-10, CELPC and VSELPC algorithms in real time. A single commercially available digital signal processor IC, the TMS320C25, is used to perform the digital processing. The channel interfaces are configured with the design of ASIC, and including timing and control logic circuits.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
TMS320C25 User’s Guide, Digital Signal Processor Products, Texas Instruments, 1986.
J. LeRoux, C. Gueguen, A fixed point computation of partial correlation coefficients in linear prediction, IEEE Trans. on ASSP, ASSP-25(1977)3, 257–259.
B. Gold, L.R. Rabiner, Parellel processing techniques for estimating pitch periods of speech in the time domain, J. Acoust. Soc. Amer., 46(1969)2, 442–448.
M. J. Ross, H. L. Shaffer, A. Cohen, R. Freudberg, H.J. Manley, Average magnitude difference function pitch extractor, IEEE Trans. on ASSP, ASSP-22(1974)5, 353–362.
R. C. Rose, T. P. Barnwell, III, Design and performance of an analysis-by-synthesis class of predictive speech coders, IEEE Trans. on ASSP, ASSP-38(1990)9, 1489–1503.
Author information
Authors and Affiliations
About this article
Cite this article
Dusheng, W., Jiankang, Z. & Changxin, F. A single processor multi-rate vocoder. J. of Electron.(China) 14, 59–62 (1997). https://doi.org/10.1007/s11767-996-1024-2
Issue Date:
DOI: https://doi.org/10.1007/s11767-996-1024-2