Abstract
This paper describes the method of built-in self-repairing of RAM on board, designs hardware circuit, and logic for the RAM’s faults self-repairing system based on FPGA. The key technology is that it utilizes FPGA to test RAM according to some algorithm to find out failure memory units and replace the faulty units with FPGA. Then it can build a memory that has no fault concern to external controller, and realizes the logic binding between external controller and RAM. Micro Controller Unit (MCU) can operate external RAM correctly even if RAM has some fault address units. Conventional MCS-51 is used to simulate the operation of MCU operating external memory. Simulation shows FPGA can complete the faulty address units’ mapping and MCU can normally read and write external RAM. This design realizes the RAM’s built-in self-repairing on board.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. K. Veenstra, F. P. M. Beenker, and J. J. M. Koomen. Testing of random access memories: theory and practice. Electronic Circuits and Systems, IEE Proceedings G, 135(1988)1, 24–25.
A. Iseno and Y. Iguchi. A method for storing fail bit maps in burn-in memory testers. The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA’02), Christchurch, New Zealand, 2002, 142–145.
Pang Fang, T. Brandon, B. Cockburn, and M. Hume. A reconfigurable digital IC tester implemented using ARM integrator rapid prototyping system. Electrical and Computer Engineering Conference, Canada, April 2004, 1931–1935.
Luo Zhugang, Lu Jingchao, and Yan Jianguo. Research of testing method for RAM chips applied in UVA control system. Computer Measurement & Control, 17(2009)2, 284–286 (in Chinese). 雒主纲, 卢京潮, 闫建国. 无人机控制系统RAM芯片测试方法研究. 计算机测量与控制, 17(2009)2, 284–286.
Rao Quanlin, He Chun, Rao Qing, and Liu Huihua. MBIST design for a radar signal processing SOC chip. Microelectronics & Computer, 25(2008)7, 96 (in Chinese). 饶全林, 何春, 饶青, 刘辉华. 一款雷达信号处理SOC芯片的存储器内建自测试设计. 微电子学与计算机, 25(2008)7, 96.
Liu Feng. Built-in self-test for embedded read-only memory. Computer Measurement & Control, 14(2006) 5, 590 (in Chinese). 刘峰. 嵌入式只读存储器的内建自测试设计. 计算机测量与控制, 14(2006)5, 590.
Zhao Xuemei, Ye Yizheng, Chen Cunxu, and Shi Rui. Built-in self-test algorithm for embedded cache. Journal of Computer-Aided Design & Computer Graphics, 17(2005)1, 110–118 (in Chinese). 赵学梅, 叶以正, 陈春旭, 时锐. 针对嵌入式Cache的内建自测试算法, 计算机辅助设计与图形学报, 17(2005)1, 110–118.
Zhang Yong and Tan Enmin. BIST for SRAM in PCB level. Journal of Guilin Institute of Electronic Technology, 24(2004)2, 60–63 (in Chinese). 张勇, 谈恩民. 板级SRAM的内建自测试(BIST)设计. 桂林电子工业学院学报, 24(2004)2, 60–63.
Xu Ziming, Wang Guozhang, Liu Zhan, and Yu Zongguang. Novel march sequence for testing process variation induced failures. Microelectronics, 37(2007) 3, 330–333 (in Chinese). 须自明, 王国章, 刘战, 于宗光. 一种测试SRAM失效的新型March算法. 微电子学, 37(2007)3, 330–333.
Zuo Zhengjun, Cheng Xinming, Li Jiaqing, and Yu Liang. Design of a memory test controller based on march algorithm. Microcomputer Information, 23 (2007)29, 107–109 (in Chinese). 左正军, 程新明, 李加庆, 于亮. 基于March算法的存储器测试控制器设计. 微计算机信息, 23(2007)29, 107–109.
Author information
Authors and Affiliations
Corresponding author
Additional information
Communication author: Dou Yanjie, born in 1986, male, Master Degree.
About this article
Cite this article
Dou, Y., Zhan, H., Chen, Y. et al. Board-level built-in self-repair method of RAM. J. Electron.(China) 29, 128–131 (2012). https://doi.org/10.1007/s11767-012-0745-7
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11767-012-0745-7