Skip to main content
Log in

Performance analysis of minimal path fault tolerant routing in NoC

  • Published:
Journal of Electronics (China)

Abstract

Occurrence of faults in Network on Chip (NoC) is inevitable as the feature size is continuously decreasing and processing elements are increasing in numbers. Faults can be revocable if it is transient. Transient fault may occur inside router, or in the core or in communication wires. Examples of transient faults are overflow of buffers in router, clock skew, cross talk, etc.. Revocation of transient faults can be done by retransmission of faulty packets using oblivious or adaptive routing algorithms. Irrevocable faults causes non-functionality of segment and mainly occurs during fabrication process. NoC reliability increases with the efficient routing algorithms, which can handle the maximum faults without deadlock in network. As transient faults are temporary and can be easily revoked using retransmission of packet, permanent faults require efficient routing to route the packet by bypassing the nonfunctional segments. Thus, our focus is on the analysis of adaptive minimal path fault tolerant routing to handle the permanent faults. Comparative analysis between partial adaptive fault tolerance routing West-First, North-Last, Negative-First, Odd Even, and Minimal path Fault Tolerant routing (MinFT) algorithms with the nodes and links failure is performed using NoC Interconnect RoutinG and Application Modeling simulator (NIRGAM) for the 2D Mesh topology. Result suggests that MinFT ensures data transmission under worst conditions as compared to other adaptive routing algorithms.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. C. J. Glass and L. M. Ni. The turn model for adaptive routing. Journal of the ACM, 41(1994)5, 874–902.

    Article  Google Scholar 

  2. Ge-Ming Chiu. The odd-even turn model for adaptive routing. IEEE Transactions on Parallel and Distributed Systems, 11(2000)7, 729–738.

    Article  Google Scholar 

  3. J. Wu. A fault tolerant and deadlock free routing protocol in 2D Meshes based on ODD-EVEN turn model. IEEE Transactions on Computers, 52(2003)9, 1154–1169.

    Article  Google Scholar 

  4. T. Dumitras, S. Kerner, and R. Marculescu. Towards on-chip fault tolerant communication. Proceedings of the 40th Design Automation Conference, Jan. 21–24, 2003, 225–232.

  5. M. Pirretti, G. M. Link, R. R. Brooks. N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Fault tolerant algorithms for network-on-chip interconnect. IEEE Computer Society Annual Symposium on VLSI, Feb. 19–20, 2004, 46–51.

  6. H. Zhu, P. P. Pande, and C. Grecu. Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics. IEEE International Conference on Application-specific Systems, Architectures and Processors, 2007, 42–47.

  7. Yonghui Li and Huaxi Gu. Fault tolerant routing algorithm based on the artificial potential field model in Network-on-Chip. Journal of Applied Mathematics and Computation, 217(2010)4, 3226–3235.

    Article  MathSciNet  MATH  Google Scholar 

  8. R. Rameshan, M. Ahmed, V. Laxmi, and M. S. Gaur. Minimal path, fault tolerant routing in 2-D mesh NoC. VLSI design and Test, July 7–9, 2010, 62–66.

  9. J. Duato. A theory of fault tolerant routing in worm hole network. IEEE Transaction on Parallel and Distributed systems, 8(1997)8, 790–801.

    Article  Google Scholar 

  10. J. Duato. A new theory of deadlock free adaptive routing in wormhole Networks. IEEE Transaction on Parallel and Distributed Systems, 4(2003)12, 1320–1331.

    Article  Google Scholar 

  11. M. S. Gaur, V. Laxmi, M. Ahmed, et al. Minimal path, fault tolerant, QoS aware routing with node and Llnk Failure in 2-D Mesh NoC. IEEE symposium on Defect and Fault Tolerance, Oct. 6–8, 2010, Kyoto, 60–66.

  12. Lavina Jain, B. M. Al-Hashimi, M. S. Gaur, V. Laxmi, and A. Narayanan. NIRGAM: A simulator for NoC interconnect routing and modelling. Design, Automation and Test in Europe, Nice, France, April 16–20, 2007, 382–383.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mushtaq Ahmed.

Additional information

Communication author: Mushtaq Ahmed, born in 1970, male, Assistant Professor.

About this article

Cite this article

Ahmed, M., Laxmi, V. & Gaur, M.S. Performance analysis of minimal path fault tolerant routing in NoC. J. Electron.(China) 28, 587–595 (2011). https://doi.org/10.1007/s11767-012-0701-6

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11767-012-0701-6

Key words

CLC index

Navigation