Abstract
There are varieties of embedded systems in the world. It is a big challenge to optimize the instruction sets of System on Chips (SoCs) according to different systems’ working environments. The idea of programmable instruction set is an effective method to gain embedded system’s re-configurability. This letter presents a logic module for Java processor to be capable of using programmable instruction set. Cost (area, power, and timing) of the module is trivial. Such module is also reusable for other embedded system solutions besides Java systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Bhaskar Bose, M. Esen Tuna, and James M. Nagy. LavaCORE configurable Java processor core. 2002 IEEE Aerospace Conference Proceedings, Big Sky, Montana, March 9–16, 2002, Vol.4, 1953–1959.
Fabio Campi, Mario Toma, Andrea Lodi, et al. A VLIW processor with reconfigurable instruction set for embedded applications. IEEE International Solid-State Circuits Conference, San Francisco, CA, Feb ruary 9–13, 2003, Vol.1, 250–491.
Martin Schoeberl. JOP: a Java optimized processor for embedded real-time systems. [Ph.D. Dissertation], Vienna University of Technology, 2005, 55–119.
Pitter Christof and Schoeberl Martin. Performance evaluation of a Java chip-multiprocessor. International Symposium on Industrial Embedded Systems, La Grande Motte, June 11–13, 2008, 34–42.
ARM Ltd. AMBA Specification (Rev 2.0), ARM IHI 0011A, 1999, Ch.1.
Dai Weiwei, Wang Huaning, and Tan Hong-Zhou. AMBA bus-based Java system-on-chip. IEEE International Conference on Circuits and Systems for Communications, Shanghai, China, May 26–28, 2008, 604–607.
Tim Lindholm and Frank Yellin. The Java Virtual Machine Specification. 2nd ed., Sun Microsystems, Inc. 1999, Ch.1.
ARM Ltd. Jazelle Technology For Execution Environments, ARM DOI 0114-9/05.07. May 02, 2007.
Altera Ltd. Cyclone II Device Handbook, February 2008. Ch.1.
Author information
Authors and Affiliations
Corresponding author
Additional information
Supported by the Guangzhou Key Technology R&D Program (No.2007Z2-D0011).
Communication author: Chen Zhirui, born in 1983, male, Ph.D. candidate.
About this article
Cite this article
Chen, Z., Tan, H. Logic structure of programmable instructions for Java processors. J. Electron.(China) 26, 711–714 (2009). https://doi.org/10.1007/s11767-009-0022-6
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11767-009-0022-6