Skip to main content
Log in

The design and implementation of the IEEE 802.11 MAC based on soft-core processor and RTOS

  • Published:
Journal of Electronics (China)

Abstract

The implementation method of the IEEE 802.11 Medium Access Control (MAC) protocol is mainly based on DSP (Digital Signal Processor)/ ARM (Advanced Reduced instruction set computer Machine) processor or DSP/ARM IP (Intellectual Property) core. This paper presents a method based on Nios II soft-core processor embedded in Altera’s Cyclone FPGA (Field Programmable Gate Array) and MicroC/OS-II RTOS (Real-Time Operation System). The benefits and drawbacks of above methods are compared, and then the method presented in this paper is described. The hardware and software partitioning are discussed; the hardware architecture is also illustrated and the MAC software programming is described in detail. The presented method has some advantages, such as low cost, easy-implementation and very suitable for the implementation of IEEE 802.11 MAC in research stage.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. ISO/IEC 8802-11:1999. IEEE Standard 802.11 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. New York, USA, IEEE, 1999.

  2. G. Panic, D. Dietterle, Z. Stamenkovic. A system-on-chip implementation of the IEEE 802.11a MAC layer. Proceedings of Euromicro Symposium on Digital System Design, Belek-Antalya, Turkey, 1–6 Sept. 2003, 319–324.

  3. J. H. Yeong, X. M. Rao. 802.11a MAC layer: firmware/hardware co-design. Proceedings of the 2003 Joint Conference on Information, Communications and Signal Processing and the Fourth Pacific Rim Conference on Multimedia, Meritus Mandarin Singapore Hotel, Singapore, 15–18 Dec. 2003, vol.3, 1923–1928.

  4. T. Fujisawa, J. Hasegawa, K. Tsuchie. A single-chip 802.11a MAC/PHY with a 32-b RISC processor. IEEE Journal of Solid-State Circuits, 38(2003)11, 2001–2009.

    Article  Google Scholar 

  5. ITU-T Recommendation Z. 100: Specification and Description Language (SDL). Geneva 20, Switzerland, ITU, 2002.

  6. Telelogic Corp. www.telelogic.com, 2005.

  7. IBM Corp. www.rational.com, 2005.

  8. Altera Corp. Nios II Processor Reference Handbook. San Jose, USA, Altera Corp., 2005.

    Google Scholar 

  9. Altera Corp. Nios II Software Developer’s Handbook. San Jose, USA, Altera Corp., 2005.

    Google Scholar 

  10. Altera Corp. Cyclone II Device Handbook. San Jose, USA, Altera Corp., 2004.

    Google Scholar 

  11. Altera Corp. Nios II Hardware Development Tutorial. San Jose, USA, Altera Corp., 2004

    Google Scholar 

  12. Altera Corp. Using MicroC/OS-II with Nios II Processor Tutorial. San Jose, USA, Altera Corp., 2004

    Google Scholar 

  13. Jean J. Labrosse. MicroC/OS-II Real-Time Kernel. 2ed, KS, USA, CMP Books, 2002.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Xiao Wan’ang.

About this article

Cite this article

Xiao, W., Fang, Z. & Shi, Y. The design and implementation of the IEEE 802.11 MAC based on soft-core processor and RTOS. J. of Electron.(China) 24, 232–237 (2007). https://doi.org/10.1007/s11767-005-0180-0

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11767-005-0180-0

Key words

CLC index

Navigation