Abstract
An anti-aliasing filter for ΣΔ ADCs using a combination of active RC and analog FIR filters is presented in this letter. The first order active RC filter is set at 100kHz to minimize the die size and variations of linear phase and gain in 0–4kHz passband. The 2-tap FIR filter provides more than −53dB attenuation at 2MHz ±4kHz frequency range. The proposed filter achieved more than −76dB attenuation at sampling frequency with ±0.01° phase linearity and ±0.02dB gain variation within 0–4kHz bandwidth. The active die area of the fully differential filter is 0.17mm2 in 0.5µm CMOS technology. The experimental and simulation results have been obtained and the feasibility of the proposed method is shown.
This is a preview of subscription content, log in via an institution to check access.
References
G. C. Temes, J. C. Condy, A tutorial discussion of oversampling methods for A/D and D/A conversion, Proc. IEEE ISCAS’90, 1990, 910–913.
S. R. Norsworthy, Optimal nonrecusive noise shaping filters for oversampling data converters, Proc. IEEE ISCAS’93, 1993, 1350–1360.
P. R. K. Cheung, E. S. K. See, A comparison of decimation filter architectures for sigma-delta A/D converters, Proc. IEEE ISCAS’91, 1991, 1637–1640.
Author information
Authors and Affiliations
Additional information
Supported by Foundation for University Key Teacher by the Ministry of Education of China
About this article
Cite this article
Xu, X. An anti-aliasing filter for ΣΔ ADC. J. of Electron.(China) 19, 311–314 (2002). https://doi.org/10.1007/s11767-002-0057-4
Issue Date:
DOI: https://doi.org/10.1007/s11767-002-0057-4