Skip to main content
Log in

Localized Multi-axis Loading Impact on Interconnect Thermal Cycling Performance in Via-in-Pad Plated Over (VIPPO) Board Configuration

  • TMS2020 Microelectronic Packaging, Interconnect, and Pb-free Solder
  • Published:
Journal of Electronic Materials Aims and scope Submit manuscript

Abstract

The effects of different via pad configurations on solder joint reliability during thermal cycling have been investigated. Implementation of the via-in-pad plated over (VIPPO) design configuration induced additional loading conditions for each ball grid array interconnection, resulting in a lower than expected thermal cycling performance. Thermal cycling of memory components with 0.8-mm pitch and 300-μm-diameter solder joints with and without VIPPO configuration boards have been evaluated. It was identified that specific pad design parameters degraded the thermal cycling performance. Under thermal cycling, Printed circuit boards with all-VIPPO pads and all-dog-bone pads were found to have a higher thermal cycling performance than the unevenly distributed mixed VIPPO/dog-bone pad configuration. The characteristic life for the mixed VIPPO configuration shows a performance level of 56% compared to the all-dog-bone configuration and 44% compared to the all-VIPPO configuration. Electron backscattered diffraction images revealed straining within the solder joints stemming from tension and compression due to different via pad configurations. The laser profilometer height measurement showed that dog-bone pads have larger z-axis movement than VIPPO pads, inducing localized tension within the solder joints. The heating and cooling behavior observed for VIPPO and dog-bone via pads during thermal cycling induced localized tension and compression that exacerbated joint failure and accelerated their degradation. The temperature behavior of the different pads under thermal cycling suggests that thermal cycling is a complex multi-axis phenomenon.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. J. Savic, M. Nagar, W. Xie, M. Ahmad, D. Senk, A. Bansal, N. Islam, P. Oh, R. Pendse, H. Choi, and S.Lee, in Proceeding of IEEE 62nd Electronic Components and Technology Conference, San Diego, CA, pp. 450–456 (2012)

  2. H.K. Kim and K.N. Tu, Phys. Rev. B 53, 16027 (1996).

    Article  CAS  Google Scholar 

  3. T.-K. Lee, T. Bieler, C. Kim, and H. Ma, Fundamentals of Lead-Free Solder Interconnect Technology (Berlin: Springer, 2015), pp. 169–210.

    Google Scholar 

  4. M. Kelly, M. Jeanson, T. Younger, J. Bielick, T. Lewis, and M. Ferrill, J. SMT 30, 28–36 (2017).

    Google Scholar 

  5. T.-K. Lee, B. Zhou, T. Bieler, and K.-C. Liu, J. Electron. Mater. 41, 273–282 (2012).

    Article  CAS  Google Scholar 

  6. Q. Zhou, B. Zhou, T.-K. Lee, and T. Bieler, J. Electron. Mater. 45, 3013–3024 (2016).

    Article  CAS  Google Scholar 

  7. Wu Mei-Ling and Jia-Shen Lan, Solder. Surf. Mount Technol, 29, 75–84 (2017).

    Article  Google Scholar 

  8. B. Keser, R. Alvarado, A. Choi, M. Schwarz, and S. Bezuk, in Proceeding of IEEE 64th Electronic Components and Technology Conference (ECTC), Orlando, FL, pp. 925–930 (2014).

  9. B. Titus, T. Jaiswal, and T. Dishongh, IEEE Trans. Adv. Pack. 27, 630–639 (2004).

    Article  Google Scholar 

  10. K. Jonnalagadda, Microelectron. Reliab. 42, 253–258 (2002).

    Article  Google Scholar 

  11. S. Perng, W. Xie, T.-K. Lee, and C. Guirguis, in Proceedings of SMTA International, Rosemont, IL, pp. 104–108 (2015)

  12. JEDEC Standard, JESD22-A104D, Thermal Cycling, March (2009)

  13. Bite Zhou, Quan Zhou, Thomas R. Bieler, and Tae-kyu Lee, J. Electron. Mater. 44, 895–908 (2015).

    Article  CAS  Google Scholar 

  14. S. Wright, N. Nowell, and D. Field, Microsc. Microanal. 17, 316 (2011).

    Article  CAS  Google Scholar 

  15. J. Angus, J. Wilkinson, and T. Britton, Mater. Today 15, 366–376 (2012).

    Article  Google Scholar 

Download references

Acknowledgement

This work is a research collaboration project funded by Cisco systems.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Tae-Kyu Lee.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sheikh, M., Hsiao, A., Xie, W. et al. Localized Multi-axis Loading Impact on Interconnect Thermal Cycling Performance in Via-in-Pad Plated Over (VIPPO) Board Configuration. J. Electron. Mater. 50, 699–709 (2021). https://doi.org/10.1007/s11664-020-08409-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11664-020-08409-y

Keywords

Navigation