Skip to main content

How Many Peripheral Solder Joints in a Surface Mounted Design Experience Inelastic Strains?

Abstract

It has been established that it is the peripheral solder joints that are the most vulnerable in the ball-grid-array (BGA) and column-grid-array (CGA) designs and most often fail. As far as the long-term reliability of a soldered microelectronics assembly as a whole is concerned, it makes a difference, if just one or more peripheral joints experience inelastic strains. It is clear that the low cycle fatigue lifetime of the solder system is inversely proportional to the number of joints that simultaneously experience inelastic strains. A simple and physically meaningful analytical expression (formula) is obtained for the prediction, at the design stage, of the number of such joints, if any, for the given effective thermal expansion (contraction) mismatch of the package and PCB; materials and geometrical characteristics of the package/PCB assembly; package size; and, of course, the level of the yield stress in the solder material. The suggested formula can be used to determine if the inelastic strains in the solder material could be avoided by the proper selection of the above characteristics and, if not, how many peripheral joints are expected to simultaneously experience inelastic strains. The general concept is illustrated by a numerical example carried out for a typical BGA package. The suggested analytical model (formula) is applicable to any soldered microelectronics assembly. The roles of other important factors, such as, e.g., solder material anisotropy, grain size, and their random orientation within a joint, are viewed in this analysis as less important factors than the level of the interfacial stress. The roles of these factors will be accounted for in future work and considered, in addition to the location of the joint, in a more complicated, more sophisticated, and more comprehensive reliability/fatigue model.

This is a preview of subscription content, access via your institution.

References

  1. J.D. Morrow, ASTM STP 378 (Philadelphia: ASTM, 1964), pp. 45–87.

    Google Scholar 

  2. S.S. Manson, Thermal Stress and Low Cycle Fatigue (New York: McGraw-Hill, 1966).

    Google Scholar 

  3. R.N. Wild, IBM Tech. Rep. 73Z000421 (1973).

  4. W. Engelmaier, in Proceedings of the International Electronics Packaging Conference (IEPS) (San Diego, 1982), p. 15.

  5. P.M. Hall, IEEE Trans. Compon. Hybrids Manuf. Technol. CHMT-7, 314 (1984).

    Article  Google Scholar 

  6. E. Suhir, Proceedings of the International Symposium on Microelectronics (Atlanta: ISHM, 1986)

    Google Scholar 

  7. M.C. Shine and L.R. Fox, Low Cycle Fatigue, ASTM ST 942 (Philadelphia: ASTM, 1987), p. 588.

    Google Scholar 

  8. J.R. Wilcox, R. Subrahmanyan, and C.-Y. Li, in Proceedings of the 2nd ASM International Electronic Materials and Processing Congress (ASM, 1989), p. 203.

  9. W. Engelmaier and A.I. Attarwala, IEEE Trans. Compon. Hybrids Manuf. Technol. CHMT-12, 284 (1989).

    Article  Google Scholar 

  10. E. Suhir, J. Appl. Mech. 56, 328 (1989).

    Article  Google Scholar 

  11. P.M. Hall, F.L. Howland, Y.S. Kim, and L.H. Herring, J. Electron. Packag. 112, 288 (1990).

    Article  Google Scholar 

  12. J. Lau, eds., Solder Joint Reliability: Theory and Applications (New York: Van Nostrand Reinhold, 1990).

    Google Scholar 

  13. J.-P. Clech, F.M. Langerman, and J.A. Augis, in Proceedings of the 40th Electronic Components and Technology Conference (Las Vegas, 1990), p. 377.

  14. W. Engelmaier, in Proceedings of the Surface Mount International, vol. 1 (San Jose, 1992), p. 433.

  15. IPC Guidelines IPC-SM-785, The Institute for Interconnecting and Packaging Electronic Circuits (Lincolnwood, 1992).

  16. G. Phelan and S. Wang, in Proceedings of the 43rd Electronic Components and Technology Conference (Orlando, 1993), pp. 858–862.

  17. J.-P. Clech, D.M. Noctor, J.C. Manock, G.W. Lynott, and F.E. Bader, in Proceeding of the 44th ECT C. (Washington, DC, 1994), pp. 487–497.

  18. A.J. Mawer, S.C. Bolton, and E. Mammo, in Proceedings of the Surface Mount International Conference (San Jose, 1994), pp. 239–251.

  19. W. Engelmaier, in Proceedings of the Surface Mount International Conference (San Jose, 1995), pp. 344–358; also in Proceedings of the International Electronics Packaging Conference (IEPS) (San Diego, 1995), pp. 758–774.

  20. L. Zhang, J.-G. Han, Y. Guo, and C.-W. He, Microelectron. Reliab. 54, 281 (2014).

    Article  Google Scholar 

  21. T. Bieler and H. Jiang, in 2006 Electronics Components and Technology Conference (2006).

  22. B. Arfaei1, Y. Xing, J. Woods, J. Wolcott, P. Tumne, P. Borgesen, and E. Cotts, in 2008 Electronics Components and Technology Conference (2008), pp. 459–465.

  23. D. Swenson, J. Mater. Sci. 18, 39 (2007).

    Google Scholar 

  24. E. Suhir, J. Appl. Mech. 53, 657 (1986).

    Article  Google Scholar 

  25. E. Suhir, J. Appl. Mech. 56, 595 (1989).

    Article  Google Scholar 

  26. A.Y. Kuo, J. Appl. Mech. 57, 585 (1990).

    Google Scholar 

  27. S.P. Timoshenko and S. Woinowsky-Krieger, Theory of Plates and Shells (New York: Van-Nostrand Reinhold, 1940).

    Google Scholar 

  28. E. Suhir, Structural Analysis in Microelectronics and Fiber Optics (New York: Van-Nostrand Reinhold, 1991).

    Book  Google Scholar 

  29. V. Mishkevich and E. Suhir, Structural Analysis in Microelectronics and Fiber Optics, ed. E. Suhir (New York: ASME Press, 1993)

    Google Scholar 

  30. E. Suhir, R. Ghaffarian, and J. Nicolics, J. Mater. Sci.: Mater. Electron. 27, 2430 (2016).

    Google Scholar 

  31. P. Vianco and M.K. Neilsen, in Proceedings of the SMTA International, (Rosemont, 2015).

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to E. Suhir.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Suhir, E., Yi, S. & Ghaffarian, R. How Many Peripheral Solder Joints in a Surface Mounted Design Experience Inelastic Strains?. J. Electron. Mater. 46, 1747–1753 (2017). https://doi.org/10.1007/s11664-016-5224-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11664-016-5224-8

Keywords

  • solder material
  • yield strain
  • low-cycle fatigue
  • stress analysis