Abstract
The capabilities and advantages of advanced batch furnaces in meeting semiconductor process requirements (up to a minimum of 100 nm technology node) are reviewed. Hot wall batch furnaces continue to provide accurate temperature control, low cost of ownership, and process advantages as compared to single-wafer tools. Recent advances by various furnace vendors have addressed the hot-walled furnace shortcomings of thermal response, process times, and automation overload, resulting in improved manufacturing economics. The inherent benefits such as large load size, isothermal processing, uniform film growth, high reliability, and low capital cost have ensured a substantial cost of ownership advantage over single-wafer processes. Accurate temperature modulation at high temperatures during both heating and cooling cycles has allowed synthesis of ultra thin gate oxides for devices below sub-200 nm design rule.
Similar content being viewed by others
References
A.L. Helms, R.B. Herring, C. Porter, and A. Starner, Solid State Technol. 42, 83 (1999).
L. Peters, Semiconductor Int., 21, 83 (1998).
H. Kitayama, Proc 6th Int. Conf. on Advanced Thermal Processing of Semiconductors, RTP '98, B. Lojeck, ed., (1998), p. 2.
K. Okamura, Nikkei Microdev. 4, 195 (1996).
J. Veteran, A. Dip, S. Kaushal, F. Suzuki, M. Erickson, and M. Watkins, Proc. 195th Meeting of Electrochem. Soc., Electrochemical Society, Seattle, WA. (1999), p. 212.
P.K. Roy, S.M. Merchant, and S. Kaushal, in Encyclopedia of Materials Science and Technology, ed. K.H. Buschow et al., eds., (New York: Elsevier, 2001) to be published.
K. Okumura and Y. Tsunashima, Int. Conf. on Solid State Devices and Materials, Osaka, Japan, 1995, Special Issue, J. Solid State Dev. Mater. p. 923 (1995).
Y. Okada, Symp. on VLSI Technol. (IEEE-EDS), Los Alamos, CA, 1997), p. 143.
S. Thompson, P. Packan, and M. Bohr, Intel Technol. J. Q398, 1 (1998).
P.K. Roy, Wiley Encyclopedia of Electrical and Electronic Engineering, 2nd ed., ed. J.G. Webster (New York: Wiley Interscience, 2001) to. be published.
E.P. Eer Ness, Appl. Phys. Lett., 35, 8 (1979).
P.K. Roy and V.C. Kannan, Proc. MRS Symp., 138, 367 (1989).
P.K. Roy, Y. Chen, and S. Chetlur, Trans IEEE-Electron Dev., 48, 2016 (2001).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Roy, P.K., Merchant, S.M. & Kaushal, S. A review: Thermal processing in fast ramp furnaces. J. Electron. Mater. 30, 1578–1583 (2001). https://doi.org/10.1007/s11664-001-0176-y
Received:
Accepted:
Issue Date:
DOI: https://doi.org/10.1007/s11664-001-0176-y