Abstract
The complexity of intra prediction in high-efficiency video coding (HEVC) is increased due to the addition of five variable sized prediction units (PUs) and 35 directional predictions. In this work, we propose an efficient parallel-pipelined architecture that can process 8 samples in parallel for every clock cycle. The functional units needed to predict the PU samples work in a pipelined fashion. With this balanced combination of parallel-pipelined structure, we are able to achieve higher throughput with limited hardware resources than existing literature works. The samples are processed row-wise, so that they can be directly transform coded, thus eliminating the need for an intermediate memory buffer of 8 K between the two modules. A compact reconfigurable reference buffer of size 0.8 KB is incorporated to reduce the read-write latency associated with reference samples’ fetching. A dedicated module for arithmetic operations is used in the intra engine that ensures the reuse of multipliers to increase the hardware efficiency. The architecture so designed supports all the PU sizes and directional modes. The proposed design is tested and implemented on a field-programmable gate array (FPGA) platform operating at 150 MHz frequency to achieve 8 samples throughput with a hardware cost of 16.2 K Look-Up Tables (LUTs) and 5.7 K registers to support HD 4 K real-time video encoding applications.
Similar content being viewed by others
References
Cisco Systems, Inc, Cisco Annual Internet Report (2018–2023) White Paper, March, 2020, https://www.cisco.com/c/en/us/solutions/collateral/executive-perspectives/annual-internet-report/white-paper-c11-741490.pdf (2020), Accessed on 29 April 2021
Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the High Efficiency Video Coding (HEVC) Standard. IEEE Trans. Circ. Syst. Video Technol. 22(12), 1649–1668 (2012)
Sze, V., Budagavi, M., Sullivan, G.: J, High efficiency video coding (HEVC), 40. Springer, New York (2014)
Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC Complex Implement. Anal. 22, 1685–1696 (2012)
Wien, M.: High efficiency video coding, Coding Tools and specification, 40, 133–160. Springer, New York (2015)
Li, F., Shi, G., Wu, F.: An Efficient VLSI Architecture for 4\(\times\) 4 Intra Prediction in the High Efficiency Video Coding (HEVC) standard, 18th IEEE International Conference on Image Processing, 373–376. Belgium, Brussels (2011)
Abeydeera, M., Karunaratne, M., Karunaratne, G., Silva, D.K., Pasqual, A.: 4K real-time HEVC decoder on an FPGA. IEEE Trans. Circ. Syst. Video Technol. 26, 236–249 (2016)
Amish, F., Bourennane, E.-B.: Fully pipelined real time hardware solution for high efficiency video coding (HEVC) intra prediction. J. Syst. Architect. 64, 133–147 (2016)
Choudhury, R., Rangababu, P.: Design and implementation of mixed parallel and dataflow architecture for intra-prediction hardware in HEVC ecoder. Int. Sympos. VLSI Des. Test 742–750, Springer (2017)
Min, B., Xu, Z., Cheung, R.C.C.: A fully Pipelined Hardware Architecture for intra prediction of HEVC. IEEE Trans. Circ. Syst. Video Technol. 27, 2702–2713 (2017)
Ding, D., Wang, S., Liu, Z., Yuan, Q., Real-Time, H.: 265/HEVC Intra Encoding with a Configurable Architecture on FPGA Platform. Chin. J. Electron. 28, 1008–1017 (2019)
Poola, L., Aparna, P.: A Mixed Parallel and Pipelined Efficient Architecture for Intra Prediction Scheme in HEVC. IETE Tech. Rev., 1–13 (2020)
Fan, Y., Tang, G., Zeng, X.: A Compact 32-Pixel TU-Oriented and SRAM-Free Intra Prediction VLSI Architecture for HEVC Decoder. IEEE Access 7, 149097–149104 (2019)
Poola, L., Aparna, P.: Efficient Architectures for Planar and DC modes of Intra Prediction in HEVC, 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), 148–153, Noida, India (2020)
Palomino, D., Sampaio, F., Agostini, L., Bampi, S., Susin, A.: A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard, 19th IEEE International Conference on Image Processing, 201–204. Orlando, FL, USA (2012)
Kalali, E., Adibelli, Y., Hamzaoglu, I.: In: A high performance and low energy intra prediction hardware for High Efficiency Video Coding, pp. 719–722. , Oslo, Norway (2012)
Abramowski, A., Pastuszak, G.: A double-path intra prediction architecture for the hardware H.265/HEVC encoder, IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits Systems, 27-32, Warsaw, Poland (2014)
Azgin, H., Mert, A.C., Kalali, E., Hamzaoglu, I.: An efficient FPGA implementation of HEVC intra prediction, 2018 IEEE International Conference on Consumer Electronics (ICCE), 1–5. Las Vegas, NV, USA (2018)
Zhou, N., Ding, D., Yu, L.: On hardware architecture and processing order of HEVC intra prediction module, IEEE International Conference on Picture Coding Symposium (PCS), 101–104. CA, USA, San Jose (2013)
Minezawa, A., Sugimoto, K., Sekiguchi, S.-I: An improved intra vertical and horizontal prediction. In: Joint Collaborative Team on Video Coding (JCT-VC), Document JCTVC-F172, Torino (2011)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Poola, L., Aparna, P. An efficient parallel-pipelined intra prediction architecture to support DCT/DST engine of HEVC encoder. J Real-Time Image Proc 19, 539–550 (2022). https://doi.org/10.1007/s11554-022-01206-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-022-01206-2