Skip to main content
SpringerLink
Log in

Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach

  • Original Research Paper
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

In this paper a new approach for designing invisible non-blind full crypto-watermarking system targeting images security on FPGA platform is presented. This new design is based on the Hardware-Software co-design approach using the High-Level Synthesis (HLS) tool of Xilinx which allows a good compromise between development time and performances. For a better authentication and robustness of the proposed system, the Discrete Wavelet Transform (DWT) is employed. To more enhance the security level, a new chaos-based generator proposed is integrated into a stream cipher algorithm in order to encrypt and decrypt the watermark during the insertion and extraction phases.This approach allows a better secure access at the positions of the watermark and to distribute the watermark evenly throughout the image. Three novel customized Intellectual Property (IP) cores designed under HLS tool, implementing Haar DWT and the new chaos-based key generator, have been generated, tested, and validated. The generated Register Transfer Level-IP (RTL-IP) cores are integrated into a Vivado library that achieves real-time secured watermarking operations for both embedding and extraction processes. The system has been evaluated using the main metrics in terms of imperceptibility of the produced watermarked images achieving a Peak Signal to Noise Ratio (PSNR) of 47 dB, robustness against most geometric and image processing attacks achieving a Normalized Cross-Correlation (NCC) of 0.99. The proposed crypt-watermarking system allows a good solution against brute force attack which produce a huge key-space of \(2^{768}\). Finally, the implementation offers a good efficiency value of 0.19 MHz/LUT in terms of FPGA resource consumption and speed, making the system a reliable choice for real sensitive embedded applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22

Similar content being viewed by others

References

  1. Coleman, R.: Use of visual communication in public journalism. Newsp. Res. J. 21(4), 17 (2000)

    Article  Google Scholar 

  2. Zhang, J., Sun, J., Wang, J., Yue, X.G.: Visual object tracking based on residual network and cascaded correlation filters, J. Ambient Intell. Hum. Comput. 1:1–14 (2020)

  3. Zhang, J., Wu, Y., Feng, W., Wang, J.: Spatially attentive visual tracking using multi-model adaptive response fusion. IEEE Access 7, 83873 (2019)

    Article  Google Scholar 

  4. Zhang, J., Xie, Z., Sun, J., Zou, X., Wang, J.: A cascaded R-CNN with multiscale attention and imbalanced samples for traffic sign detection. IEEE Access 8, 29742 (2020)

    Article  Google Scholar 

  5. Zhang, J., Wang, W., Lu, C., Wang, J., Sangaiah, A.K.: Lightweight deep network for traffic sign classification. Annal. Telecommun. 75(7), 369 (2020)

    Article  Google Scholar 

  6. Nie, T., Zhou, L., Lu, Z.M.: Fingerprinting methods for intellectual property protection using constraints in circuit partitioning. IET Circuits Devices Syst. 10(3), 237 (2016)

    Article  Google Scholar 

  7. Dridi, M., Hajjaji, M.A., Bouallegue, B., Mtibaa, A.: Cryptography of medical images based on a combination between chaotic and neural network. IET Image Process. 10(11), 830 (2016)

    Article  Google Scholar 

  8. Lorenz, E.N.: The mechanics of vacillation. J. Atmos. Sci. 20(5), 448 (1963)

    Article  Google Scholar 

  9. Pecora, L.M., Carroll, T.L.: Synchronization in chaotic systems. Phys. Rev. Lett. 64(8), 821 (1990)

    Article  MathSciNet  Google Scholar 

  10. Rajagopalan, S., Amirtharajan, R., Upadhyay, H.N., Rayappan, J.B.B.: Survey and analysis of hardware cryptographic and steganographic systems on FPGA. J. Appl. Sci. 12(3), 201 (2012)

    Article  Google Scholar 

  11. Das, S., Sunaniya, A.K., Maity, R., Maity, N.P.: Parallel hardware implementation of efficient embedding bit rate control based contrast mapping algorithm for reversible invisible watermarking. IEEE Access 8, 69072 (2020)

    Article  Google Scholar 

  12. Hajjaji, M.A., Gafsi, M., Ben Abdelali, A., Mtibaa, A.: FPGA implementation of digital images watermarking system based on discrete Haar wavelet transform. Secur. Commun. Netw. (2019)

  13. Hazra, S., Ghosh, S., De, S., Rahaman, H.: FPGA implementation of semi-fragile reversible watermarking by histogram bin shifting in real time. J. Real Time Image Process. 14(1), 193 (2018)

    Article  Google Scholar 

  14. Mulani, A.O., Mane, P.: Secure and area efficient implementation of digital image watermarking on reconfigurable platform. Int. J. Innov. Technol. Explor. Eng. (IJITEE) 8(2), 1 (2018)

    Google Scholar 

  15. Maity, G.K., Jana, P., Mandal, H., Chiu, T.L.: Power-aware VLSI design of reversible watermarking for access control. Microsyst. Technol. 1, 1–16 (2019)

    Google Scholar 

  16. Vashistha, A., Joshi, A.M.: Fingerprint based biometric watermarking architecture using integer. DCT 1, 2818–2821 (2016)

    Google Scholar 

  17. Arumugham, S., Rajagopalan, S., Rayappan, J.B.B., Amirtharajan, R.: Tamper-resistant secure medical image carrier: an iwt-svd-chaos-fpga combination. Arab. J. Sci. Eng. 44(11), 9561 (2019)

    Article  Google Scholar 

  18. Phadikar, A., Mandal, H., Chiu, T.L.: Parallel hardware implementation of data hiding scheme for quality access control of grayscale image based on FPGA. Multidimens. Syst. Signal Process. 31(1), 73 (2020)

    Article  Google Scholar 

  19. Das, S., Singh, P., Koley, C.: Hardware implementation of adaptive feedback based reversible image watermarking for image processing application. Microsyst. Technol. 1, 1–17 (2018)

    Google Scholar 

  20. Nayak, M.R., Bag, J., Sarkar, S., Sarkar, S.K.: Hardware implementation of a novel water marking algorithm based on phase congruency and singular value decomposition technique. AEU Int. J. Electron. Commun. 71, 1 (2017)

    Article  Google Scholar 

  21. Chen, J., Fan, H., Sun, Y., Ma, H.: Accelerating digital watermarking algorithm based on SOC pp. 24–33 (2016)

  22. Tolba, M.F., Sayed, W.S., Radwan, A.G., Abd-El-Hafiz, S.K., Soliman, A.M.: Hardware speech encryption using a chaotic generator, dynamic shift and bit permutation pp. 100–103 (2018)

  23. Azzaz, M.S., Tanougast, C., Maali, A., Benssalah, M.: An efficient and lightweight multi-scroll chaos-based hardware solution for protecting fingerprint biometric templates. Int. J. Commun. Syst. 1, e4211 (2019)

    Google Scholar 

  24. Wu, Y., Noonan, J.P., Agaian, S., et al.: NPCR and UACI randomness tests for image encryption, cyber journals: multidisciplinary journals in science and technology. J. Sel. Areas Telecommun. (JSAT) 1(2), 31 (2011)

    Google Scholar 

  25. Vaskova, A., López-Ongil, C., San Millán, E., Jiménez-Horas, A., Entrena, L.: Accelerating secure circuit design with hardware implementation of diehard battery of tests of randomness, In: 2011 IEEE 17th international on-line testing symposium (IEEE), pp. 179–181 (2011)

  26. Alvarez, G., Li, S.: Some basic cryptographic requirements for chaos-based cryptosystems. Int. J. Bifurcation Chaos 16(08), 2129 (2006)

    Article  MathSciNet  Google Scholar 

  27. Sudha, M., Thanuja, T.: FPGA implementation of DTCWT and PCA based watermarking technique. Int. J. New Innov. Eng. Technol. 10(1), 3 (2019)

    Google Scholar 

  28. Himadri Mandal, G.K.M.T.L.C., Amit Phadikar, FPGA based low power hardware for quality access control of compressed gray scale image. Microsyst. Technol. 1: 1 (2018)

  29. Hazra, S., Ghosh, S., De, S., Rahman, H.: FPGA implementation of semi-fragile reversible watermarking by histogram bin shifting in real time. J. Real Time Image Process. 14(1), 193 (2018)

    Article  Google Scholar 

  30. Ge, H., Sha, J.: FPGA-based low-complexity high-throughput real-time hardware. J. Real Time Image Process. 16(4), 813 (2019)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. LSEN, École Militaire Polytechnique, BP 17 Bordj El-Bahri, Algiers, Algeria

    Redouane Kaibou, Mohamed Salah Azzaz, Amira Merah & Meriam Tinhinane Akrour

  2. LTS, École Militaire Polytechnique, BP 17 Bordj El-Bahri, Algiers, Algeria

    Mustapha Benssalah

  3. LT, École Militaire Polytechnique, BP 17 Bordj El-Bahri, Algiers, Algeria

    Djamel Teguig

  4. LAMPA, Université Mouloud Mammeri de Tizi-Ouzou, Tizi Ouzou, Algeria

    Hocine Hamil

Authors
  1. Redouane Kaibou
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohamed Salah Azzaz
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mustapha Benssalah
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Djamel Teguig
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Hocine Hamil
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Amira Merah
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Meriam Tinhinane Akrour
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohamed Salah Azzaz.

Ethics declarations

Conflict of interest

The authors declare having no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kaibou, R., Azzaz, M.S., Benssalah, M. et al. Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach. J Real-Time Image Proc 18, 2009–2025 (2021). https://doi.org/10.1007/s11554-021-01073-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-021-01073-3

Keywords

Search

Navigation