Skip to main content
Log in

Model-based mapping of reconfigurable image registration on FPGA platforms

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

Image registration is a computationally intensive application in the medical imaging domain that places stringent requirements on performance and memory management efficiency. This paper develops techniques for mapping rigid image registration applications onto configurable hardware under real-time performance constraints. Building on the framework of homogeneous parameterized dataflow, which provides an effective formal model of design and analysis of hardware and software for signal processing applications, we develop novel methods for representing and exploring the hardware design space when mapping image registration algorithms onto configurable hardware. Our techniques result in an efficient framework for trading off performance and configurable hardware resource usage based on the constraints of a given application. Based on trends that we have observed when applying these techniques, we also present a novel architecture that enables dynamically-reconfigurable image registration. This proposed architecture has the ability to tune its parallel processing structure adaptively based on relevant characteristics of the input images.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Bhattacharyya, S.S., Leupers, R., Marwedel, P.: Software synthesis, code generation for DSP. IEEE Trans. Circuits, Syst.-II. Analog Digital Signal Process 47(9), 849–875 (2000)

    Article  Google Scholar 

  2. Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.A.: Cyclo-static dataflow. IEEE Trans. Signal Process 44(2), 397–408 (1996)

    Article  Google Scholar 

  3. Castro-Pareja, C.R., Daly, B., Shekhar, R.: Elastic registration using 3D chainmail. In: Proceedings of the SPIE (Medical Imaging) (2006)

  4. Castro-Pareja, C., Jagadeesh, J.M., Shekhar, R.: FAIR: a hardware architecture for real-time 3-d image registration. IEEE Trans. Inf. Technol. Biomed. 7(4), 426–434 (2003)

    Article  Google Scholar 

  5. Dandekar, O., Walimbe, V., Siddiqui, K., Shekhar, R.: Image registration accuracy with low-dose CT: how low can we go? In: Proceedings of the IEEE International Symposium on Biomedical Imaging, pp. 502–505 (2006)

  6. Haim, F., Sen, M., Ko, D., Bhattacharyya, S.S., Wolf, W.: Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. III-1052–III-1055, May 2006

  7. Haubelt, C., Falk, J., Keinert, J., Schlichter, T., Streub, M., Deyhle, A., Hadert, A., Teich, J.: A system C-based design methodology for digital signal processing systems. EURASIP J. Embedded Syst. Article ID 47580, 22, (2007)

    Google Scholar 

  8. Hemaraj, Y., Sen, M., Shekhar, R., Bhattacharyya, S.S.: Model-based mapping of image registration applications onto configurable hardware. In: Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers, October 2006

  9. Holden, M., Hill, D., Denton, E., Jarosz, J., Cox, T., Rohlfing, T., Goodey, J., Hawkes, D.: Voxel similarity measures for 3D serial MR brain image registration. IEEE Trans. Med. Imaging 19, 94–102 (2000)

    Article  Google Scholar 

  10. Horstmannshoff, J., Meyr, H.: Efficient building block based RTL code generation from synchronous data flow graphs. In: Proceedings of the Design Automation Conference (2000)

  11. Lee, E., Messerschmitt, D.: Synchronous data flow. In: Proceedings of the IEEE, September 1987

  12. Maes, F., Vandermeulen, D., Suetens, P.: Medical image registration using mutual information. Proc. IEEE 19, 1699 (2003)

    Article  Google Scholar 

  13. Maintz, J.B., Viergever, M.: A survey of medical image registration. Med. Image Anal. 2(1), 1–36 (1998)

    Article  Google Scholar 

  14. McAllister, J., Woods, R., Walke, R., Reilly, D.: Multidimensional DSP core synthesis for FPGA. J. VLSI Signal Process Syst. Signal Image Video Technol. 43(2–3) (2006)

  15. Pluim, J.P.W., Maintz, J.B.A., Viergever, M.A.: Mutual information based registration of medical images: a survey. IEEE Trans Med Imaging 22(8), 986–1004 (2003)

    Article  Google Scholar 

  16. Sen, M., Corretjer, I., Haim, F., Saha, S., Schlessman, J., Bhattacharyya, S.S., Wolf, W.: Computer vision on FPGAs: design methodology and its application to gesture recognition. In: Proceedings of the IEEE Workshop on Embedded Computer Vision, pages CD-ROM version, San Diego, pp. 8, June 2005

  17. Sen, M., Bhattacharyya, S.S., Lv, T., Wolf, W.: Modeling image processing systems with homogeneous parameterized dataflow graphs. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. V-133–V-136, March 2005

  18. Sen, M., Bhattacharyya, S.S: Systematic exploitation of data parallelism in hardware synthesis of DSP applications. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. V-229–V-232, May 2004

  19. Sen, M., Hemaraj, Y., Bhattacharyya, S.S., Shekhar, R.: Reconfigurable image registration on FPGA platforms. In: Proceedings of the IEEE Biomedical Circuits and Systems Conference, London, pp. 154–157, November 2006

  20. Shekhar, R., Walimbe, V., Raja, S., Zagrodsky, V., Kanvinde, M., Wu, G., Bybel, B.: Automated three-dimensional elastic registration of whole-body PET and CT from separate or combined scanners. J. Nucl. Med. 46(9), 1488–1496 (2005)

    Google Scholar 

  21. Shekhar, R., Zagrodsky, V., Castro-Pareja, C.R., Walimbe, V., Jagadeesh, J.M.: High-speed registration of three- and four-dimensional medical images by using voxel similarity. Radiographics 23(6), 1673–1681 (2003)

    Article  Google Scholar 

  22. Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using Kahn process networks: the Compaan/Laura approach. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, February 2004

  23. Williamson, M.: Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. Ph.D. thesis, University of California at Berkeley, May 1998

  24. Zitová, B., Flusser, J.: Image registration methods: a survey. Image Vis. Comput. 21(11), 977–1000 (2003)

    Article  Google Scholar 

  25. Plishker, W., Dandekar, O., Bhattacharyya, S.S., Shekhar, R.: A taxonomy for medical image registration acceleration techniques. In: Proceedings of the IEEE-NIH Life Science Systems and Applications Workshop, Bethesda, pp. 215–218 November 2007

  26. Ino, F., Ooyama, K., Hagihara, K.: A data distributed parallel algorithm for nonrigid image registration. Parallel Comput 31, 19–43 (2005)

    Article  Google Scholar 

  27. Koehn A., Drexl H., Ritter F., Koenig M., Peitgen H.-O.: GPU Accelerated image registration in two and three dimensions. In: Informatik Aktuell. Springer, Berlin (2006)

    Google Scholar 

  28. Ohara, M., Yeo, H., Savino, F., Iyengar, G., Gong, L., Inoue, H., Komatsu, H., Sheinin, V., Daijavad, S., Erickson, B.: Real-time mutual-information-based linear registration on the cell broadband engine processor. In: presented at 4th IEEE International Symposium on Biomedical Imaging, Arlington, 2007

  29. Köhn, A., Drexl, J., Ritter, F., König, M., Peitgen, H. O.: GPU accelerated image registration in two and three dimensions. In: Handels, H., Ehrhardt, J., Horsch, A., Meinzer, H.-P., Tolxdorff, T. (eds.) Bildverarbeitung für die Medizin. Informatik aktuell, pp 261–265. Springer, Berlin (2006)

  30. Plishker, W., Dandekar, O., Bhattacharyya, S.S., Shekhar, R.: Towards a heterogeneous medical image registration acceleration platform. In: Proceedings of the IEEE Biomedical Circuits and Systems Conference, Montreal, pp. 231–234, November 2007

  31. Kevin, M.: Power, suddenly we care. In: FPGA and Programmable Logic Journal, April 2005. http://www.fpgajournal.com/articles_2005/pdf/20050426_power.pdf

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mainak Sen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sen, M., Hemaraj, Y., Plishker, W. et al. Model-based mapping of reconfigurable image registration on FPGA platforms. J Real-Time Image Proc 3, 149–162 (2008). https://doi.org/10.1007/s11554-008-0075-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-008-0075-z

Keywords

Navigation