Advertisement

Chinese Science Bulletin

, Volume 55, Issue 35, pp 4089–4093 | Cite as

An AP SoC for a unified architecture

  • XuBang ShenEmail author
  • CuiHua Zhao
Article Computer Science & Technology
  • 21 Downloads

Abstract

An instruction level parallel computing paradigm and a unified architecture for an array processor (AP) on a chip (SoC) are presented in this paper. Here “APU SoC” is short for “an AP SoC for the unified architecture”. The MISD/MIMD architecture for instruction level parallel computing is unified with the SIMD architecture for data level parallel computing. As a result, all the computing can be implemented on an APU SoC. The APU SoC offers the rationale of an array structure for development in current technology, yet simplicity for the hardware (chip) and software (program) parallel designs. Just as a single processor chip can replace many function module chips, the APU SoC can replace the single-core/multi-core/many-core CPU chip for TLP computing and the ASIC/ASSP/FPGA/RC device array chip for Operation Level Parallel computing.

Keywords

MP SoC AP SoC TLP DLP OLP ILP 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    SHEN X B. Evolution of MPP SoC architecture techniques. Sci China Ser F-Inf Sci, 2008, 51: 756–764CrossRefGoogle Scholar
  2. 2.
    David P. The future of computer architecture. December 12, 2008. http://www.cra.org/ccc/initiatives
  3. 3.
    Johns C R. Introduction to the cell broadband engine architecture. IBM J Res Develop, 2007, 51: 503–519CrossRefGoogle Scholar
  4. 4.
    Gara A. Overview of the Blue Gene/L system architecture. IBM J Res Develop, 2005, 49: 195–212CrossRefGoogle Scholar
  5. 5.
    NVIDIA C. NVIDIA GeForce 8800 Architecture Technical Brief, 2006Google Scholar
  6. 6.
    Persson E. ATI Radeon™ HD 2000 programming guide. AMD Graphics Products Report, 2007Google Scholar
  7. 7.
    Shen X B. The Design of MPP Embedded Computers (in Chinese). Beijing: Tsinghua University Press, 1999Google Scholar
  8. 8.
    Flynn M J. Very high speed computing systems. In: Proceedings of the IEEE, 1966, 54: 1901–1909CrossRefGoogle Scholar
  9. 9.
    Baxter R, Booth S, Bull M, et al. High-Performance Reconfigurable Computing-the View from Edinburgh. http://www.fhpca.org

Copyright information

© Science China Press and Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  1. 1.Xi’an Microelectronics Research InstituteXi’anChina

Personalised recommendations