This is a preview of subscription content, log in to check access.
Buy single article
Instant access to the full article PDF.
Price includes VAT for USA
Saravanan P, Kalpana P. An energy efficient XOR gate implementation resistant to power analysis attacks. J Eng Sci Tech, 2015, 10: 1275–1292
Mangard S, Oswald E, Popp T. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Berlin: Springer Science & Business Media,2008
Moradi A, Kirschbaum M, Eisenbarth T, et al. Masked dual-rail precharge logic encounters state-ofthe-art power analysis methods. IEEE Trans Very Large Scale Integr Syst, 2012, 20: 1578–1589
Kawaguchi H, Sakurai T. A reduced clock-swing flipflop (RCSFF) for 63% power reduction. IEEE J Solid- State Circ, 1998, 33: 807–811
Zhao P, Darwish T, Bayoumi M. High-performance and low power conditional discharge flip-flop. IEEE Trans Very Large Scale Integr Syst, 2004, 12: 477–484
This work was supported in part by National Natural Science Foundation of China (Grant Nos. 61173191, 61272491, 61309021, 61472357, 61571063), National Basic Research Program of China (973 Program) (Grant No. 2013CB338004), and Science and Technology on Communication Security Laboratory (Grant No. 9140C110602150C11053).
The authors declare that they have no conflict of interest.
Electronic supplementary material
About this article
Cite this article
Geng, L., Zhang, F., Shen, J. et al. Transistor level SCA-resistant scheme based on fluctuating power logic. Sci. China Inf. Sci. 60, 109401 (2017). https://doi.org/10.1007/s11432-016-9046-4