Testing of 1TnR RRAM array with sneak path technique



本文利用潜通路电流作为故障表征, 提出针对1TnR结构的阻变存储器(RRAM)阵列测试方法。在提出一种基于潜通路的1TnR RRAM阵列测试读操作的基础上, 设计了一种新的1TnR RRAM测试算法, 可以较低的测试算法复杂度代价, 达到高故障覆盖率, 优于现有RRAM阵列测试算法。该算法对于阻值波动具有一定容忍能力, 适用于偏平型1TnR RRAM阵列的测试。

This is a preview of subscription content, access via your institution.


  1. 1

    Williams R S. How we found the missing memristor. IEEE Spectrum, 2008, 45: 28–35

    Article  Google Scholar 

  2. 2

    Chen A, Haddad S, Wu Y C, et al. Non-volatile resistive switching for advanced memory applications. In: Proceedings of International Electron Devices Meeting (IEDM), Washington, 2005. 746–749

    Google Scholar 

  3. 3

    Zhang J, Ding Y, Xue X, et al. A 3D RRAM using a stackable multi-layer 1TXR cell. IEICE Trans Electron, 2010, 93: 1692–1699

    Article  Google Scholar 

  4. 4

    Yeh C W S, Wong S S. Compact one-transistor-NRRAM array architecture for advanced CMOS technology. Solid-State Circ, 2015, 50: 1299–1309

    Article  Google Scholar 

  5. 5

    Hamdioui S, Taouil M, Haron N Z. Testing open defects in memristor-based memories. IEEE Trans Comput, 2013, 64: 247–257

    Article  Google Scholar 

  6. 6

    Chen C Y, Shih H C, Wu C W, et al. RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. IEEE Trans Comput, 2015, 64: 180–190

    Article  Google Scholar 

Download references


This work was supported by National Basic Research Program of China (973) (Grant No. 2015CB057201), National Natural Science Foundation of China (Grant No. 61306040), Natural Science Foundation of Beijing (Grant No. 4152020), Natural Science Foundation of Guangdong Province (Grant No. 2015A030313147), and Guangdong Science & Technology Project (Grant No. 2014B090913001).

Author information



Corresponding author

Correspondence to Xiaoxin Cui.

Additional information

The authors declare that they have no conflict of interest.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Cui, X., Zhang, Q., Cui, X. et al. Testing of 1TnR RRAM array with sneak path technique. Sci. China Inf. Sci. 60, 029402 (2017). https://doi.org/10.1007/s11432-016-0015-7

Download citation


  • 阻变存储器
  • 1TnR阻变存储器单元
  • 测试方法
  • 潜通路
  • 阻值波动