Abstract
Ultra high speed and moderate resolution ADCs with low latency are demanded in many applications. A 4-GS/s 8-bit ADC is implemented in the 0.35 μm SiGe BiCMOS technology. It is based on the two-channel time-interleaved architecture and each sub-ADC employs the two-stage cascaded folding and interpolating topology which guarantees the low-latency property. Calibration circuits are introduced to compensate for the mismatch between the two sub-ADCs. The whole chip area is about 4.0 × 4.0 (mm2). The ADC exhibits DNL of 0.26/−0.34 LSB and INL of 0.96/−0.92 LSB. The ENOB is 7.1 bits and the SFDR is about 56 dB at 10.1 MHz input. The SNDR is above 42 dB over the first and the second Nyquist zone. The SFDR is above 45 dB over the first Nyquist zone and the second Nyquist zone. The ERBW is about 1.4 GHz.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Razzaghi A, Tam S W, Kalkhoran P, et al. A single-channel 10b 1GS/s ADC with 2-cycle latency using pipelined cascaded folding architecture. In: Proceedings of Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Monteray, 2008. 265–268
Doris K, Janssen E, Nani C, et al. A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE J Solid-State Circ, 2011, 46: 2821–2833
Wingender M, Benn A. 3 GS/s s-band 10 bit ADC on SiGeC technology. In: Proceedings of IEEE Radar Conference, Washington, DC, 2010. 695–700
Jiang F, Wu D Y, Zhou L, et al. An 8-bit 1 GS/s folding and interpolating ADC with a base-4 architecture. Analog Integr Circ S, 2013, 76: 139–146
Taft R C, Francese P A, Tursi M R, et al. A 1.8 V 1.0 GS/s 10b self-calibrating unified folding-interpolating ADC with 9.1 ENOB at Nyquist frequency. IEEE J Solid-State Circ, 2009, 44: 3294–3304
Choi M, Abidi A A. A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS. IEEE J Solid-State Circ, 2001, 36: 1847–1858
Toifl T, Menolfi C, Buchmann P, et al. A 1.25–5 GHz clock generator with high-bandwidth supply-rejection using a regulator-replica regulator in 45-nm CMOS. IEEE J Solid-State Circ, 2009, 44: 2901–2910
Limotyrakis S, Nam K Y, Wooley B A. Analysis and simulation of distortion in folding and interpolating A/D converters. IEEE Trans Circuits-II, 2002, 49: 161–169
Vorenkamp P, Roovers R. A 12-b, 60-MSample/s cascaded folding and interpolating ADC. IEEE J Solid-State Circ, 1997, 32: 1876–1886
Vessal F, Salama C A T. An 8-bit 2-Gsamples/s folding-interpolating analog-to-digital converter in SiGe technology. IEEE J Solid-State Circ, 2004, 39: 238–241
Author information
Authors and Affiliations
Corresponding authors
Rights and permissions
About this article
Cite this article
Jiang, F., Wu, D., Zhou, L. et al. A 4-GS/s 8-bit two-channel time-interleaved folding and interpolating ADC. Sci. China Inf. Sci. 57, 1–6 (2014). https://doi.org/10.1007/s11432-013-5019-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-5019-y