Abstract
In this paper, compared with two-transistor (2T) inverter chain, the production and propagation of P-hit single event transient (SET) in three-transistor (3T) inverter chain is studied in depth based on three-dimensional numerical simulations in a 90 nm bulk complementary metal oxide semiconductor (CMOS) technology. The pulse attenuation effect is found in 3T inverter chain, and the pulse can not completely propagate through the inverter chain as LET increases. The discovery will provide a new insight into SET hardened design, the 3T inverter layout structure (or similar layout structures) will be a better method in integrated circuits (ICs) design in radiation environment.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Gadlag M J, Ahlbin J R, Narasimham B, et al. Scaling trends in SET pulse widths in Sub-100 nm bulk CMOS processes. IEEE Tran Nucl Sci, 2010, 57: 3336–3341
Jagannathan S, Gadlage M J, Bhuva B L, et al. Independent measurement of SET pulse widths from N-hits and P-hits in 65-nm CMOS. IEEE Tran Nucl Sci, 2010, 57: 3386–3391
Ahlbin J R, Gadlage M J, Ball D R, et al. The effect of layout topology on single-event transient pulse quenching in a 65 nm bulk CMOS process. IEEE Tran Nucl Sci, 2010, 57: 3380–3385
Atkinson N M, Witulski A F, Holman W T. Layout technique for single-event transient mitigation via pulse quenching. IEEE Tran Nucl Sci, 2011, 58: 885–890
Gadlage M J, Ahlbin J R, Narasimham B, et al. Single-event transient measurements in nMOS and pMOS transistors in a 65-nm bulk CMOS technology at elevated temperatures. IEEE Tran Device Mater Rel, 2011, 11: 179–186
Amusan O A, Massengill L W, Bhuva B L, et al. Design techniques to reduce SET pulse widths in deep-submicron combinational logic. IEEE Tran Nucl Sci, 2007, 54: 2060–2064
Amusan O A, Witulski A F, Massengill L W, et al. Charge collection and charge sharing in a 130 nm CMOS technology. IEEE Tran Nucl Sci, 2006, 53: 3253–3258
Mavis D G, Eaton P H. Soft error rate mitigation techniques for modern microcircuits. Proc IRPS, Phoenix, 2008. 216–225
Balasubramanian A, Bhuva B L, Black J D, et al. RHBD techniques for mitigating effects of single-event hits using guard-gates. IEEE Trans Nucl Sci, 2005, 52: 2531–2535
Shuler R L, Balasubramanian A, Narasimham B, et al. The effectiveness of TAG or guard-gates in SET suppression using delay and dual-rail configurations at 0.35 μm. IEEE Trans Nucl Sci, 2006, 53: 3428–3431
Narasimham B, Bhuva B L, Schrimpf R D, et al. Effects of guard bands and well contacts in mitigating long SETs in advanced CMOS processes. IEEE Tran Nucl Sci, 2008, 55: 1708–1713
Narasimham B, Gambles J W, Shuler R L, et al. Quantifying the effect of guard rings and guard drains in mitigating charge collection and charge spread. IEEE Tran Nucl Sci, 2008, 55: 3456–3460
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Chen, J., Chen, S., Liang, B. et al. Single event transient pulse attenuation effect in three-transistor inverter chain. Sci. China Technol. Sci. 55, 867–871 (2012). https://doi.org/10.1007/s11431-012-4753-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11431-012-4753-5