Skip to main content
SpringerLink
Log in

Property verification of asynchronous systems

  • Published:
Innovations in Systems and Software Engineering Aims and scope Submit manuscript

Abstract.

We demonstrate a new modelling technique that facilitates the description and the formal verification of timing properties of concurrent systems, such as asynchronous digital hardware. We utilise a process algebra and its associated automatic verification system and construct models and verification strategies using them. Utilising the hierarchical nature of our approach, these techniques may then be applied to larger systems, such as asynchronous circuits of commercial complexity. The modelling techniques introduced permit four distinct classes of objects, namely system components, assumed constraints on their behaviour, properties requiring proof and behaviour refinements, all to be modelled by a process. We illustrate this approach by modelling the necessary timing relationships required for the correct operation of asynchronous micropipline stages and then verifying that the resulting behaviour is correct. Finally, we demonstrate how the same models are used to make some observations about the performance and the timing properties of such designs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Bacelli F et al. (1992) Synchronisation and linearity—algebra for discrete event systems. Wiley, New York

  2. Bailey A, McCaskill GA, Milne GJ (1994) An exercise in the automatic verification of asynchronous designs. Formal Methods Syst Des 4(3):213–242

  3. Birtwistle G, Davis A (eds) (1995) Asynchronous digital circuit design. Springer, Berlin Heidelberg New York

  4. Bolognesi T, Brinksma E (1987) Introduction to the ISO specification language LOTOS. Comput Netw ISDN Syst 14(1):25–59

  5. Cerone A, Cowie AJ, Milne GJ, Moseley PA (1996) Description and verification of a time-sensitive protocol. Technical report CIS-96-009, University of South Australia, School of Computer and Information Science, Adelaide, Australia

  6. Cerone A, Cowie AJ, Milne GJ, Moseley PA (1997) Modelling a time-dependent protocol using the Circal Process Algebra. Lecture Notes in Computer Science, Vol 1201. Springer, Berlin Heidelberg New York, pp 124–138

  7. Cerone A, Kearney DA, Milne GJ (1998) Integrating the verification of timing, performance and correctness properties of concurrent systems. In: Proceedings of the international conference on application of concurrency to system design (CSD’98), IEEE Comp Soc Press, pp 109–119

  8. Cerone A, Kearney DA, Milne GJ (1997) Verifying bounded delay asynchronous circuits using time relationship Constraints. Technical Report CIS-97-012, University of South Australia, School of Computer and Information Science, Adelaide, Australia

  9. Cerone A, Milne GJ (1997) Specification of timing constraints within the circal process algebra. In: Proceedings of AMAST’97, Lecture Notes in Computer Science, Vol. 1349. Springer, Berlin Heidelberg New York, pp 108–122

  10. Cerone A, Milne GJ (1999) Modelling a subclass of CMOS circuits using a process algebra. In: Proceedings of the 6th annual Australasian conference on parallel and real-time systems (PART’99). Springer, Berlin Heidelberg New York, pp 386–397

  11. Cerone A, Milne GJ (2000) A Methodology for the formal analysis of asynchronous micropipelines. In: Proceedings of FMCAD 2000, Lecture Notes in Computer Science, Vol 1954. Springer, Berlin Heidelberg New York, pp 246–262

  12. Chu TA, Leung CKC, Wanuga TS (1985) A design methodology for concurrent VLSI systems. In: Proceedings of ICDD, pp 407–410

  13. Dill DL (1989) Trace theory for automatic verification of speed independent circuits. MIT, Cambridge

  14. Donatelli S, Hillston J, Ribaudo M (1995) Comparison of performance evaluation process algebra and generalized stochastic Petri nets. In: Proceedings of the 6th international work on Petri nets and performance models. IEEE Comp Soc Press

  15. Furber SB, Day P (1996) Four-phase micropipeline latch control circuit. IEEE Trans Very Large Scale Integration (VLSI) Syst 4(2):247–253

    Google Scholar 

  16. Furber SB, Lin J (1996) Dynamic logic in four-phase micropipelines. In: Proceedings of the 2nd international symposium on advanced research in asynchronous circuits and systems. IEEE Comp Soc Press

  17. Gordon MJC, Melham TF (1993) An introduction to HOL—a theorem proving environment for higher order logic. Cambridge University Press

  18. Joseph MB, Udding JT (1990) An algebra for delay-insensitive circuits. In: Proceedings of the workshop on computer-aided verification

  19. Hoare CAR (1985) Communication sequential processes. International Series in Computer Science. Prentice Hall, Englewood Cliffs, New Jersey

  20. Mead C, Conway L (1980) Introduction to VLSI systems. Addison-Wesley, Menlo Park

  21. Milne GJ (1991) The formal description and verification of hardware timing. IEEE Trans Comput 40(7):811–826

    Google Scholar 

  22. Milne GJ (1994) Formal specification and verification of digital systems. McGraw-Hill, New York

  23. Milner R (1984) Communication and concurrency. International Series in Computer Science. Prentice Hall, Englewood Cliffs, New Jersey

  24. Milner R, Parrow J, Walker D (1992) A calculus of mobile processes, part I and II. Inf Comput 100(1):1–40, 41–77

    Google Scholar 

  25. Moller F (1989) The semantics of Circal. Technical Report HDV-3-89, University of Strathclyde, Department of Computer Science, Glasgow

  26. Molnar CE, Fang TP, Rosenberger FU (1985) Synthesis of delay-insensitive modules. In: Proceedings of the 1985 Chapel Hill conference on advanced research in VLSI, pp 67–86

  27. Roscoe AW (1997) The theory and practice of concurrency. Prentice Hall, Englewood Cliffs, New Jersey

  28. Sutherland IE (1989) Micropipelines. Com of ACM 32(6):720–738

  29. UWA–CSSE (2005) The Circal System, Web page. Available via http://www.csse.uwa.edu.au/FormalSpecification/CircalSystem/

  30. Vissers CA, Scollo G, van Sinderen M, Brinksma E (1991) Specification styles in distributed systems design and verification. Theor Comput Sci 89:179–206

    Google Scholar 

  31. Williams T (1992) Analyzing and improving the latency and throughput performance on self-timed pipelines and rings. In: Proceedings of the IEEE international symposium on circuit and systems. IEEE Comp Soc Press, New York

Download references

Author information

Authors and Affiliations

  1. International Institute for Software Technology, United Nations University, Macau, SAR, China

    Antonio Cerone

  2. School of Computer Science and Software Engineering, The University of Western Australia, Perth, Australia

    George J. Milne

Authors
  1. Antonio Cerone
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. George J. Milne
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Antonio Cerone.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Cerone, A., Milne, G. Property verification of asynchronous systems. Innovations Syst Softw Eng 1, 25–40 (2005). https://doi.org/10.1007/s11334-005-0002-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11334-005-0002-4

Keywords

Search

Navigation