Abstract
Wireless communication have progressed so fast in recent years with the increased frequency of operation, faster signal speed, reduced feature size and increased the integration of analog and digital blocks within a constrained space. These made the signal integrity analysis is a challengine task to printed circuit board designers. The signal integrity effects need to be mitigated by the proper design of high speed interconnects. In order to reduce crosstalk and crosstalk induced jitter in high speed parallel links to DRAM interface, a novel parallel microstriplines with U shaped guard trace interconnect structure is proposed. The crosstalk performance of the proposed interconnect structure, it can be implemented in DRAM board and compared with the conventional guard intervening scheme. The proposed structure increased the maximum data rate from 800 Mbps to 3.3 Gbps and reduced CIJ more than 2 ps.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Gazizov, T. R. (2001). Far-end crosstalk reduction in double-layered dielectric interconnects. IEEE Transactions on Electromagnetic Compatibility,43(4), 566–572.
Suntives, A., Khajooeizadeh, A., & Abhari, R. (2006). Using via fences for crosstalk reduction in PCB cicuits. In IEEE international symposium on electromagnetic compatibility (pp. 34–37).
Chen, C.-K., Guo, W.-D., Yu, C.-H., & Wu, R.-B. (2008). Signal integrity analysis of DDR3 high-speed memory module. In IEEE symposium on electrical design of advanced packaging and systems, South Korea (pp. 101–104).
Mbairi, F. D., Siebert, P. W., & Hesselborn, H. (2007). On the problem of using guard traces for high frequency differential lines crosstalk reduction. IEEE Transactions on Components and Packaging Technologies,30(1), 67–74.
Lee, K., Lee, H.-B., Jung, H.-K., Sim, J.-Y., & Park, H.-J. (2008). A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines. IEEE Transactions on Advanced Packaging,31(4), 809–818.
Shiue, G.-H., Shiu, J.-H., & Chiu, P.-W. (2011). Analysis and design of crosstalk noise reduction for coupled striplines inserted guard trace with an open-stub on time-domain in high-speed digital circuits. IEEE Transactions on Components, Packaging and Manufacturing Technology,1(10), 1573–1582.
Jun, X., & Wang, S. (2015). Investigating a guard trace to suppress the crosstalk due to a clock trace on a power electronics DSP control board. IEEE Transactions on Electromagnetic Compatibility,57(3), 546–554.
Bogatin, E. (2003). Signal integrity simplified (pp. 425–438). Englewood Cliffs: Prentice Hall.
Johnson, H. W., & Graham, M. (1993). High-speed digital design. Englewood Cliffs: Prentice-Hall.
Ansoft HFSS User’s Guide. (2014). High frequency structure simulator. Pittsburgh: Ansoft.
Rajeswari, P. & Raju, S. (2016). Analytical and experimental study on suppression of electromagnetic interference on high speed printed circuit board for wireless communication systems. International Journal of Wireless Personal Communications, 89(4).
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Packianathan, R., Arumugam, G. Performance Analysis of Microstriplines Interconnect Structure with Novel Guard Trace as Parallel Links for High Speed Dram Interfaces. Wireless Pers Commun 112, 261–271 (2020). https://doi.org/10.1007/s11277-020-07025-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11277-020-07025-7