Wireless Personal Communications

, Volume 99, Issue 4, pp 1455–1473 | Cite as

Design of Low Power VLSI Architecture of Line Coding Schemes

Article
  • 57 Downloads

Abstract

Line coding is used to tune the wave form based on the properties of the physical channel. The wave form is tuned in voltage or current or photon levels for the proper digital data transport. Bi-Phase Mark Coding (BMC), Bi-Phase Space Coding (BPSC) and Phase Coding (PC) are used as Line coding techniques. Most of the existing systems discuss about any one of the coding techniques among BPSC and PC. Limited number of systems discusses about BPSC and PC generation and degeneration operations together. The first objective of the proposed work is to design BMC, BPSC and PC techniques Generation and Degeneration operation in a single system. The second objective is to reduce the area and power consumption by modifying the number of MOS devices used for the system design and by adjusting the width of the MOS devices. The system is designed using Cadence® Virtuoso Schematic Editor at 180 nm technology. Simulation is done using Cadence® Virtuoso ADE and the Layout is designed using Cadence® Virtuoso Layout Suite XL. The proposed system requires 59 transistors and occupies 1632.88 µm2. Required power can be reduced up to 33% by using any one of the suitable coding among BMC, BPSC and PC based on the properties of the input data signal. If the input data is having equal possibility of high and low level signals, PC technique will be suitable for power reduction. If the high level beats the low level, BPSC technique will be suitable. If the low level beats the high level, BMC technique will be suitable.

Keywords

VLSI design Low power Line coding BMC BPSC PC 

References

  1. 1.
    Lee, Y.-H., Pan, C.-W., & Tsai, F.-H. (2015). VLSI Architecture design of FM0/Manchester codec with 100% hardware utilization rate for DSRC-based sensor nodes in ITS applications. IEEE Sensors Journal, 15(12), 6875–6889.CrossRefGoogle Scholar
  2. 2.
    Benabes, P., Gauthier, A., & Oksman, J. (2003). A Manchester code generator running at 1 GHz. In Proceedings of ieee, international conference on electronics, circuits and systems (Vol. 3, pp. 1156–1159).Google Scholar
  3. 3.
    Hung, Y.-C., Kuo, M.-M., Tung, C.-K., & Shieh, S.-H. (2009). High speed CMOS chip design for Manchester and Miller encoder. In Intelligent information hiding and multimedia signal processing (pp. 538–541).Google Scholar
  4. 4.
    Lee, Y.-H., & Pan, C.-W. (2015). Fully reused VLSI architecture of FM0/Manchester encoder using SOLS technique for DSRC applications. IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 23(1), 18–29.CrossRefGoogle Scholar
  5. 5.
    Watkinson, J. (1994). The art of digital audio (2nd ed.). Oxford: Focal Press. ISBN 0-240-51320-7.Google Scholar
  6. 6.
    Data Encoding Techniques. http://web.cs.wpi.edu/~rek/Undergrad_Nets/B06/Data_Encoding.pdf. Accessed 28 Jan 2016.
  7. 7.
    Forster, R. Manchester encoding. http://katzen.me.uk/Books/quintessential/chapters_1ed/manchester.htm. Accessed 28 Jan 2016.
  8. 8.
    Rida, A., Yang, L., & Tentzeris, M. M. (2010). RFID-enabled sensor design and applications. Norwood: Artech House.Google Scholar
  9. 9.
    Fairhurst, G. Manchester encoding. http://www.erg.abdn.ac.uk/users/gorry/course/phy-pages/man.html. Accessed 28 Jan 2016.
  10. 10.
    Lakshmi, N. V., & Rajaram, M. (2013). An octo coding technique to reduce energy transition in low power VLSI circuits. International Journal of Research in Engineering and Technology, 02(11), 674–679.CrossRefGoogle Scholar
  11. 11.
    Mishra, S. S., Agrawal, A. K., & Nagaria, R. K. (2010). A comparative performance analysis of various CMOS design techniques for XOR and XNOR circuits. International Journal on Emerging Technologies, 1(1), 1–10.Google Scholar
  12. 12.
    Marković, C., Nikolić, B., & Oklobdžijac, V. G. (2000). A general method in synthesis of pass-transistor circuits. Microelectronics Journal, 31, 991–998.CrossRefGoogle Scholar
  13. 13.
    Heo, S., Krashinsky, R., & Asanovic, K. (2007). Activity–sensitive flip-flop and latch selections for reduced energy. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(9), 1060–1064.CrossRefGoogle Scholar
  14. 14.
    Signal Encoding. http://www.aast-compeng.info/images/encodingtech.pdf. Accessed 28 Jan 2016.

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringFrancis Xavier Engineering College, (Under Anna University – Chennai)TirunelveliIndia

Personalised recommendations