Skip to main content
SpringerLink
Log in

Multiple Transform Selection Concept Modeling and Implementation Using Dynamic and Parameterized Dataflow Graphs

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

The new video coding standard, Versatile Video Coding (VVC), released by the end of 2020 has increased the coding complexity both at encoder and decoder sides. This complexity increase is due to several coding tools proposed to enhance the coding efficiency. One of these tools is the Multiple Transform Selection (MTS) concept, a new approach for the transform unit. This paper aims at providing a new optimization of the MTS based on dataflow modeling. The proposed approach takes benefit of the different parallelism levels of the MTS in order to create an optimized multicore implementation. Also, this paper study the impact of the dataflow model granularity and the dynamic reconfiguration on the implementation efficiency on x86 multicore architectures. The PREESM tool is used in this study to develop the proposed dataflow models and for the granularity analysis. The dynamic reconfiguration study is here performed using the SPIDER runtime optimized for the multicore execution of applications modeled using Parameterized and Interfaced Synchronous Dataflow (PiSDF) dataflow graphs. Two architectures were used in this work: an x86 architecture with 4 cores and an x86 architecture with 24 cores. The results show that the SPIDER overhead time is almost negligible (0.05%) compared to the execution time of the application. Furthermore, a speed-up of 3.9 and up to 22 for all block sizes was achieved using a 4-core and 24-core machine, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12

Similar content being viewed by others

References

  1. Domínguez, H. O., & Rao, K. R. (2018). Versatile Video Coding Latest Advances in Video Coding Standards (pp. i–xxx).

  2. Bossen, F., Li, X., Norkin, A., & Sühring, K. (2019). Jvet-o0003. JVET AHG report: Test model software development (AHG3).

  3. Sidaty, N., Hamidouche, W., Philippe, P., Fournier, J., & Déforges, O. (2019). Compression Performance of the Versatile Video Coding: HD and UHD Visual Quality Monitoring. Picture Coding Symposium (PCS).

  4. Garrido, M. J., Pescador, F., Chavarrías, M., Lobo, P. J., Sanz, C., & Paz, P. (2020). An fpga-based architecture for the versatile video coding multiple transform selection core. IEEE Access, 8, 81887–81903.

    Article  Google Scholar 

  5. Haggui, N., Belghith, F., Hamidouche, W., Masmoudi, N., & Nezan, J.-F. (2021). Multiple transform selection concept modeling and implementation using interface based sdf graphs. In Workshop on Design and Architectures for Signal and Image Processing (14th edition) (pp. 60–67).

  6. Yviquel, H. (2013). From dataflow-based video coding tools to dedicated embedded multi-core platforms. PhD thesis, Rennes 1.

  7. Nezan, J. F. (2009). Prototypage rapide d’applications de traitement des images sur systèmes embarqués. PhD thesis.

  8. JVET. (2017). Algorithm Description of Joint Exploration Test Model 7(JEM7), MPEG document N17055. ITU-TVCEG (Q6/16) and ISO/IEC MPEG (JTC 1/SC 29/WG 11).

  9. Zhao, X., Zhang, L., Ma, S., & Gao, W. (2010). Rate-distortion optimized transform for intra-frame coding. In 2010 IEEE International Conference on Acoustics, Speech and Signal Processing (pp. 1414–1417). IEEE.

  10. Reznik, Y. A. (2013). Relationship between dct-ii, dct-vi, and dst-vii transforms. In 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, (pp. 5642–5646). IEEE.

  11. Hamidouche, W., Philippe, P., Mohamed, C.-E., Kammoun, A., Menard, D., & Déforges, O. (2019). Hardware-friendly dst-vii/dct-viii approximations for the versatile video coding standard. In 2019 Picture Coding Symposium (PCS) (pp. 1–5). IEEE.

  12. Shen, S., Shen, W., Fan, Y., & Zeng, X. (2012). A unified 4/8/16/32-point integer idct architecture for multiple video coding standards. In 2012 IEEE International Conference on Multimedia and Expo (pp. 788–793). IEEE.

  13. Ahmed, A., Shahid, M. U., et al. (2012). N point dct vlsi architecture for emerging hevc standard. VLSI design.

  14. Zhang, Z., Zhao, X., Li, X., Li, Z., & Liu, S. (2019). Fast adaptive multiple transform for versatile video coding. In 2019 Data Compression Conference (DCC) (pp. 63–72). IEEE.

  15. Chen, M., Zhang, Y., & Lu, C. (2017). Efficient architecture of variable size hevc 2d-dct for fpga platforms. AEU Int J Electron Commun, 73, 1–8.

    Article  Google Scholar 

  16. Garrido, M. J., Pescador, F., Chavarrias, M., Lobo, P. J., & Sanz, C. (2018). A high performance fpga-based architecture for the future video coding adaptive multiple core transform. IEEE Transactions on Consumer Electronics, 64(1), 53–60.

    Article  Google Scholar 

  17. Mert, A. C., Kalali, E., & Hamzaoglu, I. (2017). High performance 2d transform hardware for future video coding. IEEE Transactions on Consumer Electronics, 63(2), 117–125.

    Article  Google Scholar 

  18. Kammoun, A., Hamidouche, W., Belghith, F., Nezan, J.-F., & Masmoudi, N. (2018). Hardware design and implementation of adaptive multiple transforms for the versatile video coding standard. IEEE Transactions on Consumer Electronics, 64(4), 424–432.

    Article  Google Scholar 

  19. Fan, Y., Zeng, Y., Sun, H., Katto, J., & Zeng, X. (2019). A pipelined 2d transform architecture supporting mixed block sizes for the vvc standard. IEEE Transactions on Circuits and Systems for Video Technology, 30(9), 3289–3295.

    Article  Google Scholar 

  20. Philippe, P., & Lorcy, V. (2018). Further simplification for amt complexity reduction (ce6. 1.2). In Document JVET-K0299 11th JVET Meeting: Ljubljana, SI.

  21. Said, A., Egilmez, H., Seregin, V., & Karczewicz, M. (2018). Complexity reduction for adaptive multiple transforms (amts) using adjustment stages. In Document JVET-J0066 10th JVET Meeting: San Diego, CA, USA.

  22. Said, A., Egilmez, H., Seregin, V., Karczewicz, M., & Seregin, V. (2018). Efficient implementations of amt with transform adjustment stages. In Document JVET-K0272 11th JVET Meeting: Ljubljana, SI.

  23. Lorcy, V., & Philippe, P. (2018). Ce6: Further simplification of amt with adjustment stages (test ce6. 1.6 b). In Document JVETL0135-v1 12th JVET Meeting: Macao, CN.

  24. Bhattacharyya, S. S., Deprettere, E. F., Leupers, R., & Takala, J. (2018). Handbook of signal processing systems. Springer.

  25. Pelcat, M., Desnos, K., Heulot, J., Guy, C., Nezan, J.-F., & Aridhi, S. (2014). Preesm: A dataflow-based rapid prototyping framework for simplifying multicore dsp programming. In 2014 6th european embedded design in education and research conference (EDERC), (pp. 36–40). IEEE.

  26. Aguilar, M. A., Leupers, R., Ascheid, G., & Murillo, L. G. (2016). Automatic parallelization and accelerator offloading for embedded applications on heterogeneous mpsocs. In Proceedings of the 53rd Annual Design Automation Conference (pp. 1–6).

  27. Grandpierre, T., Lavarenne, C., & Sorel, Y. (1999). Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. In Proceedings of the seventh international workshop on Hardware/software codesign (pp. 74–78).

  28. Gorin, J., Raulet, M., & Prêteux, F. (2013). Mpeg reconfigurable video coding: From specification to a reconfigurable implementation. Signal Processing: Image Communication, 28(10), 1224–1238.

    Google Scholar 

  29. Bhattacharyya, S. S., & Levine, W. S. (2006). Optimization of signal processing software for control system implementation. In 2006 IEEE Conference on Computer Aided Control System Design, 2006 IEEE International Conference on Control Applications, 2006 IEEE International Symposium on Intelligent Control (pp. 1562–1567). IEEE .

  30. Sérot, J. (2020). Hocl: High level specification of dataflow graphs. In IFL 2020: Proceedings of the 32nd Symposium on Implementation and Application of Functional Languages (pp. 11–22).

  31. Desnos, K., & Heulot, J. (2014). PiSDF: Parameterized & interfaced synchronous dataflow for mpsocs runtime reconfiguration. In 1st Workshop on MEthods and TOols for Dataflow PrOgramming (METODO).

  32. Desnos, K. (2014). Memory Study and Dataflow Representations for Rapid Prototyping of Signal Processing Applications on MPSoCs. PhD thesis, INSA de Rennes.

  33. Miomandre, H., Hascoët, J., Desnos, K., Martin, K., de Dinechin, B. D., & Nezan, J.-F. (2017). Demonstrating the spider runtime for reconfigurable dataflow graphs execution onto a dma-based manycore processor. In IEEE International Workshop on Signal Processing Systems.

  34. Honorat, A., Desnos, K., Dardaillon, M., & Nezan, J.-F. (2020). A fast heuristic to pipeline sdf graphs. In International Conference on Embedded Computer Systems (pp. 139–151). Springer.

  35. Desnos, K., Pelcat, M., Nezan, J.-F., & Aridhi, S. (2015). Buffer merging technique for minimizing memory footprints of synchronous dataflow specifications. In 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) (pp. 1111–1115). IEEE.

  36. Hascoët, J., Desnos, K., Nezan, J.-F., & de Dinechin, B. D. (2017). Hierarchical dataflow model for efficient programming of clustered manycore processors. In 2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP), (pp. 137–142). IEEE.

  37. Miomandre, H., Hascoët, J., Desnos, K., Martin, K. J., de Dinechin Kalray, B. D., & Nezan, J.-F. (2018). Embedded runtime for reconfigurable dataflow graphs on manycore architectures. In Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms (pp. 51–56).

  38. Heulot, J., Pelcat, M., Desnos, K., Nezan, J.-F., & Aridhi, S. (2014). Spider: A synchronous parameterized and interfaced dataflow-based rtos for multicore dsps. In 2014 6th European Embedded Design in Education and Research Conference (EDERC) (pp. 167–171). IEEE.

  39. Neuendorffer, S., & Lee, E. (2004). Hierarchical reconfiguration of dataflow models. In Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE’04. (pp. 179–188). IEEE.

  40. Desnos, K., Pelcat, M., Nezan, J.-F., Bhattacharyya, S. S., & Aridhi, S. (2013). Pimm: Parameterized and interfaced dataflow meta-model for mpsocs runtime reconfiguration. In 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) (pp. 41–48). IEEE.

Download references

Acknowledgements

This work is supported by the PHC Maghreb project, and within a co-supervised thesis between Institute of Electronics and Telecommunications of Rennes (IETR), and Electronics and Information Technology Laboratory (LETI) of Sfax.

Author information

Authors and Affiliations

  1. Electronics and Information Technology Laboratory (LETI) of Sfax and Univ Rennes, INSA Rennes, CNRS, IETR - UMR 6164, Rennes Campus de Rennes, 5 Avenue de la Boulaie, Cesson-Sévigné, 35510, France

    Naouel HAGGUI

  2. Electronics and Information Technology Laboratory (LETI) of Sfax, ENIS, Univ Sfax, Road of Soukra, Sfax, 3038, Tunisia

    Fatma BELGHITH & Nouri MASMOUDI

  3. Univ Rennes, INSA Rennes, CNRS, Rennes, IETR - UMR 6164, France

    Wassim HAMIDOUCHE & Jean-François NEZAN

Authors
  1. Naouel HAGGUI
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Fatma BELGHITH
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wassim HAMIDOUCHE
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Nouri MASMOUDI
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jean-François NEZAN
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Naouel HAGGUI.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

HAGGUI, N., BELGHITH, F., HAMIDOUCHE, W. et al. Multiple Transform Selection Concept Modeling and Implementation Using Dynamic and Parameterized Dataflow Graphs. J Sign Process Syst 94, 709–720 (2022). https://doi.org/10.1007/s11265-021-01725-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-021-01725-4

Keywords

Search

Navigation