Journal of Signal Processing Systems

, Volume 89, Issue 2, pp 281–292 | Cite as

A Novel Deblocking Filter Architecture for H.264/AVC

  • Lella Aicha Ayadi
  • Taheni Dammak
  • Hassen Loukil
  • Mohamed Ali Benayed
  • Nouri Masmoudi


This paper describes efficient hardware architecture for the deblocking filter used in H.264/AVC baseline profile video coding standard. The deblocking filter is a computationally and data intensive tool leading to an increased execution time of both encoding and decoding processes. In fact, we propose a novel edge filter ordering which needs 64 clock cycles to filter a Macroblock (MB). A specified memory organization is also applied in order to avoid unnecessarily waiting for availability of the pixels that will be filtered. The proposed architecture includes both pipelining and parallel processing techniques and is implemented in synthesizable HDL. This hardware is designed to be used as module of a complete H.264/AVC decoder which the functionality was validated on Nios II at 100 MHz.


H.264/AVC video coding Deblocking filter Filter ordering Hardware implementation 


  1. 1.
    Joint Video Team of IT-T VEG and ISO/IEC MPEG. (2003), “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification”, ITU-T Rec. H.264 and ISO/IEC 14496–10 AVC.Google Scholar
  2. 2.
    Sullivan, G. Topiwala, P & Luthra, A. (2004). The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions. SPIE Conf. On Apps. Of digital Image Processing (pp. 454–474).Google Scholar
  3. 3.
    Ostermann, J., Bormans, J. P., List, P., Maroe, D., Narroschke, M. F., Pereira, F., et al. (2004). Video coding with H.264/AVC: tools, performance and complexity. IEEE Circuit and Systems Magazine, 4(1), 7–28.CrossRefGoogle Scholar
  4. 4.
    Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.CrossRefGoogle Scholar
  5. 5.
    Horowitz, M., Joch, A., Kossentini, F., & Hallapuro, A. H. (2003). 264/AVC baseline profile decoder complexity analysis. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 704–716.CrossRefGoogle Scholar
  6. 6.
    Khurana, G., Kassim, T., Chua, T., & Mi, M. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC. IEEE Transactions on Consumer Electronics, 52(2), 536–540.CrossRefGoogle Scholar
  7. 7.
    Jing, H. Yan, H. Xinyu, X. (2009). An Efficient Architecture for Deblocking Filter in H.264/AVC. International Conference on Intelligent Information Hiding and Multimedia Signal Processing (pp. 848–851).Google Scholar
  8. 8.
    Kthiri, M. Kadionik, P. Lévi, H. Loukil, H. Ben Atitallah, A. Masmoudi, N. (2010). A Parallel Hardware Architecture of Deblocking Filter in H264/AVC. International Symposium on, Electronics and Telecommunications (ISETC) (pp. 341–344).Google Scholar
  9. 9.
    Loukil, H. Ben Atitallah, A. Masmoudi, N. (2009). Hardware architecture for H.264/AVC deblocking filter algorithm. IEEE International Conference on Systems, Signals and Devices (pp 1–6).Google Scholar
  10. 10.
    Ernst, E. (2007). Architecture Design of a Scalable Adaptive Deblocking Filter for H.264/AVC, New York, MSc Dissertation, Rochester.Google Scholar
  11. 11.
    Chien, C.A., Chang, H.C., Gue, J.I. (November 30 - December 3 2008). A high throughput in-loop de-blocking filter supporting H.264/AVC BP/MP/HP video coding. In Proceedings of the IEEE Asia Pasific Conference on Circuits and Systems (APCCAS’08) (pp. 312–315).Google Scholar
  12. 12.
    Chen, K. H. (2010). 48 cycles-per-macro block deblocking filter accelerator for high-resolution H.264/AVC decoding. IET Circuits, Devices and Systems, 4(3), 196–206.CrossRefGoogle Scholar
  13. 13.
    Tobajas, F., CalIicό, G. M., Perez, P. A., de Armas, V., & Sarmiento, R. (2008). An efficient double-filter hardware architecture for H.264/AVC deblocking filtering. IEEE Transactions on Consumer Electronics, 54(1), 131–139.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2016

Authors and Affiliations

  • Lella Aicha Ayadi
    • 1
  • Taheni Dammak
    • 1
  • Hassen Loukil
    • 1
  • Mohamed Ali Benayed
    • 1
  • Nouri Masmoudi
    • 1
  1. 1.Electronics and Information Technology Laboratory, National School of EngineeringUniversity of SfaxSfaxTunisia

Personalised recommendations