Journal of Signal Processing Systems

, Volume 88, Issue 1, pp 83–89

Designs of Low Power Snoop for Multiprocessor System on Chip

Article

DOI: 10.1007/s11265-016-1135-4

Cite this article as:
Kao, CC. & Lin, YC. J Sign Process Syst (2017) 88: 83. doi:10.1007/s11265-016-1135-4
  • 70 Downloads

Abstract

In multiprocessor system on chip, processors can access expectable shared data by using snoop protocol in different time. However, this design will generate a large number of snoops to consume unnecessary energy. The main objective of the paper is to reduce the number of snoops of the multiprocessor system by using an energy-saving architecture. The proposed method includes two designs: 1) snoop turning point design and 2) snoop buffer design. In the first design, a main key defined as the critical section in which the data accessed synchronously by multiple processors is presented. When the data in critical section are accessed by a processor, the critical section will be locked immediately such that other processors cannot access the data. Because the critical section processors have not common accessing data with the other processors, all snoops are removed after snooping turning point. In the second design, we add buffers to the caches and shared buses to label the number of common data processors. Using the design, only the processors labeled in buffers need to be snooped. The experimental results are shown that the proposed designs can achieve the purpose of energy saving.

Keywords

Multi-processor system on chip Low power Synchronous communication Snoop Coherence 

Funding information

Funder NameGrant NumberFunding Note
National Science Council Taiwan
  • 101-2221-E-024-017

Copyright information

© Springer Science+Business Media New York 2016

Authors and Affiliations

  1. 1.Department of Computer and Information Science and EngineeringNational University of TainanTainanTaiwan

Personalised recommendations