Skip to main content
SpringerLink
Log in

A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

This paper presents a novel unified and programmable 2-D Discrete Wavelet Transform (DWT) system architecture, which was implemented using a Field Programmable Gate Array (FPGA)-based Nios II soft-core processor working in combination with custom hardware accelerators generated through high-level synthesis. The proposed system architecture, synthesized on an Altera DE3 Stratix III FPGA board, was developed through an iterative design space exploration methodology using Altera’s C2H compiler. Experimental results show that the proposed system architecture is capable of real-time video processing performance for grayscale image resolutions of up to 1920 × 1080 (1080p) when ran on the Altera DE3 board, and it outperforms the existing 2-D DWT architecture implementations known in literature by a considerable margin in terms of throughput. While the proposed 2-D DWT system architecture satisfies real-time performance constraints, it can also perform both forward and inverse DWT, support a number of popular DWT filters used for image and video compression and provide architecture programmability in terms of number of levels of decomposition as well as image width and height. Based from the design principles used to implement the proposed 2-D DWT system architecture, a system design guideline can be formulated for SOC designs which plan to incorporate dedicated 2-D DWT hardware acceleration.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15

Similar content being viewed by others

References

  1. Mallat, S. (1989). A theory for multiresolution signal decomposition: The wavelet representation. IEEE Transactions on Pattern Analysis and Machine Intelligence, 11(7), 674–693.

    Article  MATH  Google Scholar 

  2. Daubechies, I., & Sweldens, W. (1998). Factoring wavelet transforms into lifting steps. Journal of Fourier Analysis and Applications, 4(3), 247–269.

    Article  MathSciNet  MATH  Google Scholar 

  3. Reichel, J. (2001). On the arithmetic and bandwidth complexity of the lifting scheme (pp. 198–201). Greece: International Conference on Image Processing.

    Google Scholar 

  4. Acharya, T. (1997). A high speed reconfigurable integrated architecture for DWT. IEEE Global Telecommunications Conference, Phoenix, 2, 669–673.

    Google Scholar 

  5. Acharya, T., & Chakrabarti, C. (2006). A survey on lifting-based discrete wavelet transform architectures. The Journal of VLSI Signal Processing, 42(3), 321–339.

    Article  MATH  Google Scholar 

  6. Andra, K., Chakrabarti, C., & Acharya, T. (2002). A VLSI architecture for lifting-based forward and inverse wavelet transform. IEEE Transactions on Signal Processing, 50(4), 966–977.

    Article  Google Scholar 

  7. Angelopoulou, M. E., Masselos, K., Andreopoulos, Y., & Cheung, P. (2008). Implementation and comparison of the 5/3 lifting 2D discrete wavelet transform computation schedules on FPGAs. The Journal of Signal Processing Systems, 51(1), 3–21.

    Article  Google Scholar 

  8. Chakrabarti, C., Vishwanath, M., & Owens, R. (1996). Architectures for wavelet transforms: a survey. Journal of VLSI Signal Processing, 14(2), 171–192.

    Article  Google Scholar 

  9. Chakrabarti, C., & Vishwanath, M. (1995). Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computer. IEEE Transactions on Signal Processing, 43(3), 759–771.

    Article  Google Scholar 

  10. Chang, Y. N., & Li, Y. S. (2001). Design of highly efficient VLSI architectures for 2-D DWT and 2-D IDWT (pp. 133–140). Belgium: IEEE Workshop on Signal Processing Systems.

    Google Scholar 

  11. Chrysafis, C., & Ortega, A. (2000). Line-based, reduced memory, wavelet image compression. IEEE Transactions on Image Processing, 9(3), 378–389.

    Article  MathSciNet  MATH  Google Scholar 

  12. Dai, Q., Chen, X., & Lin, C. (2004). A novel VLSI architecture for multidimensional discrete wavelet transform. IEEE Transactions on Circuits and Systems for Video Technology, 14(8), 1105–1110.

    Article  Google Scholar 

  13. Lafruit, G., Nachtergaele, L., Vanhoof, B., & Catthoor, F. (2000). The local wavelet transform: a memory-efficient, high-speed architecture optimized to a region-oriented zero-tree coder. Integrated Computer-Aided Engineering, 7(2), 89–103.

    Google Scholar 

  14. Lee, S. W., & Lim, S. C. (2006). VLSI design of a wavelet processing core. IEEE Transactions on Circuits and Systems for Video Technology, 16(11), 1350–1361.

    Article  Google Scholar 

  15. Lian, C. J., Chen, K. F., Chen, H. H., & Chen, L. G. (2001). Lifting based discrete wavelet transform architecture for JPEG2000 (pp. 445–448). Sydney: IEEE International Symposium on Circuits and Systems.

    Google Scholar 

  16. Liu, C. C., Shiau, Y. H., and Jou J. M. (2000). Design and implementation of a progressive image coding chip based on the lifted wavelet transform. Proceedings of the 11th VLSI Design/CAD Symposium, Taiwan.

  17. Marino, F. (2001). Two fast architectures for the direct 2-D discrete wavelet transform. IEEE Transactions on Signal Processing, 49(6), 1248–1259.

    Article  Google Scholar 

  18. Vishwanath, M., Owens, R., & Irwin, M. J. (1995). VLSI architectures for the discrete wavelet transform. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(5), 305–316.

    Article  MATH  Google Scholar 

  19. Wu, P. C., & Chen, L. G. (2001). An efficient architecture for two-dimensional discrete wavelet transform. IEEE Transactions on Circuits and Systems for Video Technology, 11(4), 536–545.

    Article  Google Scholar 

  20. Yu, C., & Chen, S. J. (1999). Design of an efficient VLSI architecture for 2-D discrete wavelet transforms. IEEE Transactions on Consumer Electronics, 45(1), 135–140.

    Article  Google Scholar 

  21. Zhang, C., Long, Y., & Kurdahi, F. (2007). A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT. Journal of Real-Time Image Processing, 2(4), 281–291.

    Article  Google Scholar 

  22. Taubman, D. (2000). High performance scalable image compression with EBCOT. IEEE Transactions on Image Processing, 9(7), 1158–1170.

    Article  Google Scholar 

  23. Altera Corporation. (2010). Avalon Interface Specifications [Online]. Available: http://www.altera.com/literature/lit-fs.jsp [2011, March 6].

  24. Altera Corporation. (2009). Nios II C2H Compiler User Guide [Online]. Available: http://www.altera.com/literature/lit-nio2.jsp [2011, March 6].

  25. Adams, M. D., & Kossentini, F. (2000). Reversible integer-to-integer wavelet transforms for image compression: performance evaluation and analysis. IEEE Transactions on Image Processing, 9(6), 1010–1024.

    Article  MathSciNet  MATH  Google Scholar 

  26. Lau, D., Pritchard, O., & Molson, P. (2006). Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO C Functions, 14 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, 45–56

  27. Altera Corporation. (2008). Optimizing Nios II C2H Compiler Results, Embedded Design Handbook [Online]. Available: http://www.altera.com/literature/lit-nio2.jsp [2011, March 6].

  28. Altera Corporation. (2010). DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide, External Memory Interface Handbook [Online], 3, Available: http://www.altera.com/literature/lit-ip.jsp [2011, March 6].

  29. Altera Corporation. (2010). Performance Counter Core, Embedded Peripherals IP User Guide [Online]. Available: http://www.altera.com/literature/lit-ip.jsp [2011, March 6].

  30. Altera Corporation. (2010). PowerPlay Power Analysis, Quartus II Handbook v10.1.0 [Online], 3, Available: http://www.altera.com/literature/lit-qts.jsp [2011, March 6].

  31. Altera Corporation. (2011). Hardcopy III Device Family Overview, Hardcopy III Device Handbook [Online], 1, Available: http://www.altera.com/literature/lit-hardcopy-iii.jsp [2011, March 6].

Download references

Author information

Authors and Affiliations

  1. Faculty of Engineering, Multimedia University, Cyberjaya, Malaysia

    Yoong Choon Chang & Chee-Pun Ooi

  2. Faculty of Engineering and Science, Universiti Tunku Abdul Rahman, Kuala Lumpur, Malaysia

    Mow Song Ng & Bok-Min Goi

  3. Datacenter and Connected Systems Group (DCSG), Intel Microelectronics Sdn. Bhd., Penang, Malaysia

    Ishmael Sameen

Authors
  1. Ishmael Sameen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yoong Choon Chang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mow Song Ng
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Bok-Min Goi
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Chee-Pun Ooi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ishmael Sameen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sameen, I., Chang, Y.C., Ng, M.S. et al. A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform. J Sign Process Syst 71, 123–142 (2013). https://doi.org/10.1007/s11265-012-0687-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-012-0687-1

Keywords

Search

Navigation