Abstract
In this paper, we propose a low-power VLSI implementation of H.264/AVC baseline decoder. A systematic methodology for power reduction is proposed and applied at various design abstraction levels. At the algorithm level, the computational complexity is optimized. At the architecture level, pipelining and parallelism are widely adopted to reduce the operating frequency; hierarchical memory organization optimizes power-hungry memory accesses; hardware sharing reduces the total switching capacitance. At the circuit level, the knowledge about signal statistics is exploited to reduce number of transitions; data dependent signal-gating and clock-gating are introduced which are dynamic techniques for power reduction; multiplications are reduced and optimized, while complex dividers are totally eliminated. At the physical level, cell sizing and layout are optimized for power efficiency. The VLSI implementation shows that with UMC 0.18 μm technology, the proposed design is able to decode realtime QCIF 30fps at 1.5 MHz. The decoder contains 169 k logic gates and 2.5 KB on-chip SRAM. The total chip area is 4.4 × 4.4 mm2 in a CQFP 208 package. The measured power consumption is 973 μW @ 1.8 V and 293 μW @ 1.0 V. The low-power and realtime features make our design ideal for portable or mobile applications.
Similar content being viewed by others
References
Team, J. V. (2003). Advanced video coding for generic audiovisual services, ITU-T Recommendation H.264 and ISO/IEC 14496-10 AVC, May 2003.
Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.
Park, S., Cho, H. J., Jung, H., & Lee, D. D. (2005). An implemented of H.264 video decoder using hardware and software. IEEE Custom Integrated Circuits Conference, pp. 271–275.
Wu, D., Gao, W., Hu, M. Z., & Ji, Z. Z. (2003). A VLSI architecture design of CAVLC decoder. The 5th International Conference on ASIC, Oct. 2003, pp. 962–965.
Xu, K., Choy, C. S., Chan, C. F., & Pun, K. P. Priority-based heading one detector in H.264/AVC decoding. EURASIP Journal on Embedded Systems, vol. 2007, Article ID 60834.
Xu, K., Choy, C. S., Chan, C. F., & Pun, K. P. (2006). A low-power bitstream controller for H.264/AVC baseline decoding. 32nd European Solid-State Circuits Conference, pp. 162–165, Sep 2006.
Wang, T. C., Huang, Y. W., Fang, H. C., & Chen, L. G. (2003). Parallel 4x4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264. IEEE International Symposium on Circuits and Systems, May 2003, pp. 800–803.
Kuo, Y. T., Lin, T. J., Liu, C. W., & Jen, C. W. (2005). Architecture for area-efficient 2-D transform in H.264/AVC. IEEE International Conference on Multimedia and Expo, July 2005.
Micron Semiconductor, SDRAM Power Caculator [Online]. Available: download.micron.com/downloads/misc/SDRAM_Power_Calc_10.xls
Virtual Silicon Technology, “High density single port SRAM product datasheet”, 2006.
Virtual Silicon Technology, “0.18um I/O Library”, 2006.
Huang, Y. W., Hsieh, B. Y., Chen, T. C., & Chen, L. G. (2005). Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder. IEEE Transaction on Circuits and Systems for Video Technology, 15, 378–401.
Joint Video Team (JVT) reference software JM9.4 [Online]. Available: http://iphome.hhi.de/suehring/tml/download/
Liu, T. M., Lee, W. P., Lin, T. A., & Lee, C. Y. (2005). A memory-efficient deblocking filter for H.264/AVC video coding. IEEE International Symposium on Circuits and Systems, 3, 2140–2143.
Kang, H. Y., Jeong, K. A., Bae, J. Y., Lee, Y. S., & Lee, S. H. (2004). MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller. IEEE International Symposium on Circuits and Systems, May 2004, pp. 145–148.
Lin, C. C., et al. (2007). A 160kGate/4.5 KB SRAM H.264 video decoder for HDTV applications. IEEE Journal of Solid-State Circuits, 42(1), 170–182.
Chen, T. C., Lian, C. J., & Chen, L. G. (2006). Hardware architecture design of an H.264/AVC video codec. Asia and South Pacific Conference on Design Automation, Jan 2006, pp. 750–757.
Hu, Y., Simpson, A., McAdoo, K., & Cush, J. (2004). A high definition H.264/AVC hardware video decoder core for multimedia SoC’s. IEEE International Symposium on Consumer Electronics, Sep. 2004, pp. 385–389.
Lin, T. A., Liu, T. M., & Lee, C. Y. (2005). A low-power H.264/AVC decoder. IEEE International Symposium on VLSI Design, Automation and Test, April 2005, pp. 283–286.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work was supported by a Hong Kong SAR Government RGC Grant of no. 4176/01E and a Direct Grant of no. 2050332.
Rights and permissions
About this article
Cite this article
Xu, K., Zhang, M. & Choy, C.S. Design a Low-Power H.264/AVC Baseline Decoder at All Abstraction Levels—A Showcase. J Sign Process Syst 67, 317–330 (2012). https://doi.org/10.1007/s11265-010-0568-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-010-0568-4