Skip to main content
SpringerLink
Log in

Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

The performance of the W-CDMA cell search algorithm can be significantly improved using homogeneous general purpose Multi-Processor System-on-Chip (MPSoC) architectures. The application also scales well, as the number of processing nodes increases, allowing practical accelerations to become close to the theoretical maximum. In this work we describe a template MPSoC architecture based on multiprocessor computational clusters, called Ninesilica. Each Ninesilica consist of nine processing nodes based on COFFEE RISC architecture. MPSoC inter- and intra-cluster communication are enabled using hierarchical Network-on-Chip with dedicated point to point and broadcast communication services for better performance. Proposed template has been used to instantiate complete systems with one and four Ninesilica clusters, resulting in MPSoCs with respectively 9 and 36 computational nodes. The MPSoCs have been physically prototyped on a FPGA device, and the W-CDMA cell search algorithm has been mapped on both MPSoC platforms. The four Ninesilica MPSoC can execute W-CDMA in 20.5 ms (at 115 MHz, slow mode implementation) with the total speed-up of 24.3X and 3.3X when compared to a single processing core system and to a single Ninesilica cluster, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6

Similar content being viewed by others

References

  1. Blake, G., Dreslinski, R., & Mudge, T. (2009). A survey of multicore processors. IEEE Signal Processing Magazine, 26, 26–37.

    Article  Google Scholar 

  2. Harju, L. (2006). Programmable receiver architectures for multimode mobile terminals. PhD thesis, Tampere University of Technology (TUT), Department of Information Technology, Institute of Digital and Computer Systems (IDCS), Tampere, Finland. 160 pp., TUT Publication 604, ISSN: 1459-2045, ISBN: 952-15-1618-6.

  3. Dahlman, E., Beming, P., Knutsson, J., Ovesjo, F., Persson, M., & Roobol, C. (1998). W-CDMA—the radio interface for future mobile multimedia communications. IEEE Transactions on Vehicular Technology, 47, 1105–1118.

    Article  Google Scholar 

  4. Wang, X. (2005). OFDM and its application to 4G. In Proc. international conference on wireless and optical communications 14th Annual WOCC 2005, p. 69, 22–23 April 2005.

  5. Garzia, F., Airoldi, R., Brunelli, C., Giliberto, C., & Nurmi, J. (2009). Mapping of the FFT on a reconfigurable architecture targeted to SDR applications. In Proceedings of international symposium on System-on-Chip (SOC’09) (Tampere, Finland), pp. 157–160. IEEE.

  6. Moudgill, M., Glossner, J., Agrawal, S., & Nacer, G. (2008). The sandblaster 2.0 architecture and the SB3500 implementation. In Software Defined Radio technical forum.

  7. Tu, Z., Yu, M., Iancu, D., Moudgill, M., & Glossner, J. (2009). On the performance of 3gpp lte baseband using SB3500. In International symposium on System-on-Chip, 2009. SOC 2009, pp. 138–142.

  8. Rowen, C., Nuth, P., & Fiske, S. (2009). A DSP architecture optimized for wireless baseband. In International symposium on System-on-Chip, 2009. SOC 2009, pp. 151–156.

  9. Rauwerda, G. K., Heysters, P. M., & Smit, G. J. M. (2008). Towards Software Defined Radios using coarse-grained reconfigurable hardware. IEEE Transactions on Very Large Scale Integration Systems, 16(1), 3–13.

    Article  Google Scholar 

  10. Nilsson, A., Tell, E., & Liu, D. (2009). An 11 mm2 , 70 mw fully programmable baseband processor for mobile wimax and dvb-t/h in 0.12 \( \upmu\)m cmos. IEEE Journal of Solid-State Circuits, 44, 90–97.

    Article  Google Scholar 

  11. Wu, D., Eilert, J., Liu, D., Nilsson, A., Tell, E., Alfredsson, E. (2009). System architecture for 3gpp lte modem using a programmable baseband processor. In International symposium on System-on-Chip, 2009. SOC 2009, pp. 132–137.

  12. Lin, Y., Lee, H., Woh, M., Harel, Y., Mahlke, S., Mudge, T., et al. (2007). Soda: A high-performance DSP architecture for Software-Defined Radio. IEEE Micro, 27, 114–123.

    Article  Google Scholar 

  13. Corp. T. (2008). Tilepro64 processor. Tech. rep., Tilera Product Brief.

  14. Garzia, F., Airoldi, R., Ahonen, T., Milojevic, D., & Nurmi, J. (2009). Implementation of the W-CDMA cell search on a MPSoC designed for Software Defined Radios. In Proceedings of IEEE workshop on signal processing systems (SIPS’09) (Tampere, Finland), pp. 30–35. IEEE.

  15. Ahonen, T., & Nurmi, J. (2007). Hierarchically heterogeneous Network-on-Chip. In Proceedings of the 2007 international conference on computer as a tool (EUROCON ’07), pp. 2580–2586, 9–12 September 2007. IEEE. ISBN: 978-1-4244-0813-9. doi:10.1109/EURCON.2007.4400469.

  16. Ahonen, T., & Nurmi, J. (2006). Programmable switch for shared bus replacement. In Proceedings of the 2006 international conference on Ph.D. research in microelectronics and electronics (PRIME ’06), pp. 241–244, 11–15 June 2006. IEEE. ISBN: 1-4244-0156-9 (printed), 1-4244-0157-7 (PDF). doi:10.1109/RME.2006.1689941.

  17. Kylliinen, J., Ahonen, T., & Nurmi, J. (2007). General-purpose embedded processor cores—The COFFEE RISC example. In J. Nurmi (Ed.), Processor design: System-on-Chip computing for ASICs and FPGAs (Ch. 5, pp. 83–100). Kluwer Academic/Springer. ISBN-10: 1402055293, ISBN-13: 978-1-4020-5529-4.

  18. Tampere University of Technology (2009). COFFEE RISC core project. http://coffee.tut.fi. Online 15.09.2009.

  19. Airoldi, R., Garzia, F., Ahonen, T., Milojevic, D., & Nurmi, J. (2009). Implementation of W-CDMA cell search on a FPGA based Multi-Processor System-on-Chip with power management. In Proceedings of the IX international symposium on Systems, Architectures, MOdeling and Simulation (SAMOS IX), pp. 88–97, Springer (LNCS series), 20–23 July 2009.

  20. Airoldi, R., Garzia, F., & Nurmi, J. (2010). FFT algorithms evaluation on a homogeneous multi-processor system-on-chip. In 2010 international conference on parallel processing workshop (ICPPW’10).

  21. Airoldi, R., Garzia, F., Anjum, O., & Nurmi, J. (2010). Homogeneous MPSoC as baseband signal processing engine for OFDM systems. In 2010 international symposium on System-on-Chip (SOC ’10). IEEE.

  22. Rajagopal, S., Rixner, S., & Cavallaro, J. R. (2002). A programmable baseband processor design for Software Defined Radios. In Proc. MWSCAS-2002. The 2002 45th midwest symposium on circuits and systems, Vol. 3, pp. III–413–III–416, 4–7 Aug. 2002.

Download references

Acknowledgement

Authors would like to thank Stephen Burgess for his invaluable help.

Author information

Authors and Affiliations

  1. Department of Computer Systems, Tampere University of Technology, Korkeakoulunkatu 1, PO Box 553, 33101, Tampere, Finland

    Roberto Airoldi, Tapani Ahonen, Fabio Garzia & Jari Nurmi

  2. Faculty of Applied Sciences, Bio, Electro and Mechanical Systems, Université Libre de Bruxelles—ULB, ULB CP-165/56, Av. F. Roosevelt 50, 1050, Bruxelles, Belgium

    Dragomir Milojevic

Authors
  1. Roberto Airoldi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Tapani Ahonen
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Fabio Garzia
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Dragomir Milojevic
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Jari Nurmi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Roberto Airoldi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Airoldi, R., Ahonen, T., Garzia, F. et al. Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC. J Sign Process Syst 64, 137–148 (2011). https://doi.org/10.1007/s11265-010-0524-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-010-0524-3

Keywords

Search

Navigation