Advertisement

Journal of Signal Processing Systems

, Volume 62, Issue 3, pp 373–382 | Cite as

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture & Software Development Tools

  • David Chih-Wei Chang
  • Tay-Jyi Lin
  • Chung-Ju Wu
  • Jenq-Kuen Lee
  • Yuan-Hua Chu
  • An-Yeu Wu
Article

Abstract

In order to develop a low-power and high-performance SoC platform for multimedia applications, the Parallel Architecture Core (PAC) project was initiated in Taiwan in 2003. A VLIW digital signal processor (PACDSP) has been developed from a proprietary instruction set with multimedia-rich instructions, a complexity-effective microarchitecture with an innovative distributed & ping-pong register organization and variable-length VLIW encoding, to a highly-configurable soft IP with several successful silicon implementations. A complete toolchain with an optimizing C compiler has also been developed for PACDSP. A dual-core PAC SoC has been designed and fabricated, which consists of a PACDSP core, an ARM9 core, scratchpad memories, and various on-chip peripherals, to demonstrate the outstanding performance and energy efficiency for multimedia processing such as the real-time H.264 codec. The first part of the two introductory papers of PAC describes the hardware architecture of the PACDSP core, its software development tools, and the PAC SoC with dynamic voltage and frequency scaling (DVFS).

Keywords

Parallel Architecture Core PACDSP VLIW DSP VLIW compiler DVFS Heterogeneous multicore Application processor 

References

  1. 1.
    Lin, T. J., Liu, C. N., Tseng, S. Y., Chu, Y. H., & Wu, A. Y. (2008). Overview of ITRI PAC project—from VLIW DSP processor to multicore computing platform. In Proc. VLSI-DAT, Apr. 2008, pp.188–191.Google Scholar
  2. 2.
    Chang, C. W. et al. (2006). PACDSP core and application processors. In Proc. ICME, July 2006, pp.289–292.Google Scholar
  3. 3.
    Lin, T. J., Hsiao, P. C., Chen, S. K., Kuo, Y. T., & Liu, C. W. (2008). Design & implementation of a high-performance & complexity-effective VLIW DSP for multimedia applications. Journal of Signal Processing Systems, 51, 209–223.CrossRefGoogle Scholar
  4. 4.
  5. 5.
    Lapsley, P., Bier, J., & Lee, E. A. (1996). DSP Processor fundamentals—architectures and features. IEEE Press.Google Scholar
  6. 6.
    Hu, Y. H. (2002). Programmable digital signal processors—architecture, programming, and applications. Marcel Dekker Inc.Google Scholar
  7. 7.
    Fisher, J. A., Faraboschi, P., & Young, C. (2005). Embedded computing—A VLIW approach to architecture, compiler, and tools. Morgan Kaufmann.Google Scholar
  8. 8.
    Lin, T. J., Hsiao, P. C., Liu, C. W., & Jen, C. W. (2006). Area-efficient register organization for fully-synthesizable VLIW DSP cores. International Journal of Electrical Engineering, 13, 117–127.Google Scholar
  9. 9.
    Lin, T. J., Lee, C. C., Liu, C. W., & Jen, C. W. (2005). A novel register organization for VLIW digital signal processors. In Proc. VLSI-TSA-DAT, Apr. 2005, pp.337–340.Google Scholar
  10. 10.
  11. 11.
    Lin, T. J. et al. (2005). A unified processor architecture for RISC & VLIW DSP. In Proc. GLSVLSI, Apr. 2005, pp.50–55.Google Scholar
  12. 12.
    Liu, C. H. et al. (2005). Hierarchical instruction encoding for VLIW digital signal processors. In Proc. ISCAS, May 2005, pp.3503–3506.Google Scholar
  13. 13.
    Wu, C. et al. (2006). Integrating compiler and system toolkit flow for embedded VLIW DSP processors. In Proc. RTCSA, Aug. 2006, pp.215–222.Google Scholar
  14. 14.
    Lin, Y. C. et al. (2005). Compiler supports and optimizations for PAC VLIW DSP processors. In Proc. LCPC, Oct. 2005, pp.466–474.Google Scholar
  15. 15.
    Chen, C. K. et al. (2007). Enabling compiler flow for embedded VLIW DSP processors with distributed register files. In Proc. LCTES, pp.146–148.Google Scholar
  16. 16.
  17. 17.
    Wu, C. J., Chen, S. Y., & Lee, J. K. (2007). Copy propagation optimizations for VLIW DSP processors with distributed register files. Languages and Compilers for Parallel Computing (LNCS 4382), pp.251–266, Jun. 2007.Google Scholar
  18. 18.
    Lin, Y. C., et al. (2008). Effective code generation for distributed and ping-pong register files: a case study on PAC VLIW DSP cores. Journal of Signal Processing Systems, 51, 269–288.CrossRefGoogle Scholar
  19. 19.
    Lin, Y. J., You, Y. P., & Lee, J. K. (2007). PALF: compiler supports for irregular register files in clustered VLIW DSP processors. Concurrency and Computation: Practice and Experience, 19, 2391–2406.CrossRefGoogle Scholar
  20. 20.
    Lu, C. H., Lin, Y. J., You, Y. P., & Lee, J. K. (2009). LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files. Concurrency and Computation: Practice and Experience, 21, 101–114.CrossRefGoogle Scholar
  21. 21.
    Zivojnovic, V., Martinez, J., Schläger, C., & Meyr, H. (1994). DSPstone: a DSP-oriented benchmarking methodology. In Proc. ICSPAT, Oct. 1994.Google Scholar
  22. 22.
  23. 23.
  24. 24.
    Hsieh, K. Y., Lin, Y. C., Huang, C. C., & Lee, J. K. (2008). Enhancing microkernel performance on VLIW DSP processors via multiset context switch. Journal of Signal Processing Systems, 51, 257–268.CrossRefGoogle Scholar
  25. 25.
    Lai, C. Y., Lin, J. H., & Wang, Y. F. (2005). DVFS SoC architecture and implementation. SoC Technology Journal, 3, 84–91.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • David Chih-Wei Chang
    • 1
  • Tay-Jyi Lin
    • 2
  • Chung-Ju Wu
    • 3
  • Jenq-Kuen Lee
    • 3
  • Yuan-Hua Chu
    • 4
  • An-Yeu Wu
    • 5
  1. 1.MediaTek Inc.HsinchuTaiwan
  2. 2.National Chiao Tung UniversityHsinchuTaiwan
  3. 3.National Tsing Hua UniversityHsinchuTaiwan
  4. 4.Industrial Technology Research InstituteHsinchuTaiwan
  5. 5.National Taiwan UniversityTaipeiTaiwan

Personalised recommendations