Skip to main content

Advertisement

SpringerLink
Log in

Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

In this paper, a novel reconfigurable discrete wavelet transform processor architecture is proposed to meet the diverse computing requirements of future generation multimedia SoC. The proposed architecture mainly consists of reconfigurable processing element array and reconfigurable address generator, featuring dynamically reconfigurable capability where the wavelet filters and wavelet decomposition structures can be reconfigured as desired at run-time. The lifting-based reconfigurable processing element array possesses better computation efficiency than convolution-based architectures, and a systematic design method is provided to generate the hardware configurations of different wavelet filters for it. The reconfigurable address generator handles flexible address generation for data I/O access in different wavelet decomposition structures. A prototyping chip has been fabricated by TSMC 0.35 μm 1P4M CMOS process. At 50 MHz, this chip can achieve at most 100 M pixels/sec transform throughput, together with energy efficiency and unique reconfigurability features, proving it to be a universal and extremely flexible computing engine for heterogeneous reconfigurable multimedia systems.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J.M. Rabaey, A. Abnous, Y. Ichikawa, K. Seno, and M. Wan, “Heterogeneous Reconfigurable Systems,” in Proc. of IEEE Workshop on Signal Processing Systems, 1997, pp. 24–34.

  2. S.G. Mallat, “A Theory for Multiresolution Signal Decomposition: The Wavelet Representation,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 11, no. 7, 1989, pp. 674–693.

    Article  MATH  Google Scholar 

  3. JPEG 2000 Part 1 Final Draft International Standard, ISO/IEC FDIS15444-1, Dec. 2000.

  4. Information Technology—Coding of Audio-Visual Objects - Part 2: Visual, ISO/IEC 14496-2, 1999.

  5. K.K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, 1993, pp. 191– 202.

    Article  Google Scholar 

  6. M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for the Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 42, no. 5, 1995, pp. 305–316.

    Article  MATH  Google Scholar 

  7. A. Grzeszczak, M.K. Mandal, S. Panchanathan, and T. Yeap, “VLSI Implementation of Discrete Wavelet Transform,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, no. 4, 1996, pp. 421–433.

    Article  Google Scholar 

  8. C. Chakrabarti, M. Vishwanath, and R.M. Owens, “Architectures for Wavelet Transforms: A Survey,” The Journal of VLSI Signal Processing, vol. 14, 1996, pp. 171–192.

    Article  Google Scholar 

  9. P.C. Wu and L.G. Chen, “An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 4, 2001, pp. 536–545.

    Article  Google Scholar 

  10. M. Weeks and M. Bayoumi, “Discrete Wavelet Transform: Architectures, design and Performance Issues,” The Journal of VLSI Signal Processing, vol. 35, Sept. 2003, pp. 155–178.

    Article  MATH  Google Scholar 

  11. C.Y. Chen, Z.L. Yang, T.C. Wang, and L.G. Chen, “A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform,” The Journal of VLSI Signal Processing, vol. 28, 2001, pp. 151–163.

    Article  MATH  Google Scholar 

  12. M. Ravasi, L. Tenze, and M. Mattavelli, “A Scalable and Programmable Architecture for 2-D DWT Decoding,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 8, 2002, pp. 671–677.

    Article  Google Scholar 

  13. M. Ferretti and D. Rizzo,“A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme,” The Journal of VLSI Signal Processing, vol. 28, July 2001, pp. 165–185.

    Article  MATH  Google Scholar 

  14. K. Andra, C. Chakrabarti, and T. Acharya, “A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform,” IEEE Transactions on Signal Processing, vol. 50, no. 4, 2002, pp. 966–977.

    Article  Google Scholar 

  15. M.A. Trenas, J. Lopez, and E.L. Zapata, “A Configurable Architecture for the Wavelet Packet Transform,” The Journal of VLSI Signal Processing, vol. 32, Nov. 2002, pp. 255–273.

    Article  MATH  Google Scholar 

  16. X. Wu, Y. Li, and H. Chen, “Programmable Wavelet Packet Transform Processor,” IEE Electronics Letters, vol. 35, no. 6, 1999, pp. 449–450.

    Article  Google Scholar 

  17. A. Bovik, Handbook of Image and Video Processing, Academic Press, 2000.

  18. W. Sweldens, “The Lifting Scheme: A Custom-Design Construction of Biorthogonal Wavelets,” Applied and Computaional Harmonic Analysis, vol. 3, no. 15, 1996, pp. 186–200.

    Article  MathSciNet  MATH  Google Scholar 

  19. I. Daubechies and W. Sweldens, “Factoring Wavelet Transforms into Lifting Steps,” The Journal of Fourier Analysis and Applications, vol. 4, 1998, pp. 247–269.

    Article  MathSciNet  MATH  Google Scholar 

  20. K.K. Parhi, VLSI Digital Signal Processing Systems—Design and Implementation, Wiley Interscience, 1999.

  21. Texas Instruments, http://www.ti.com.

Download references

Author information

Author notes

  1. Po-Chih Tseng

    Present address: Department of Electrical Engineering, National Taiwan University, 1, Sec. 4, Roosevelt Rd., Room 332, Taipei, 106, Taiwan

Authors and Affiliations

  1. DSP/IC Design Lab, Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan

    Po-Chih Tseng, Chao-Tsung Huang & Liang-Gee Chen

Authors
  1. Po-Chih Tseng
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chao-Tsung Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Liang-Gee Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Chao-Tsung Huang.

Additional information

Po-Chih Tseng was born in Tao-Yuan, Taiwan in 1977. He received the B.S. degree in Electrical and Control Engineering from National Chiao Tung University in 1999 and the M.S. degree in Electrical Engineering from National Taiwan University in 2001. He currently is pursuing the Ph.D. degree at the Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University. His research interests include VLSI design and implementation for signal processing systems, energy-efficient reconfigurable computing for multimedia systems, and power-aware image and video coding systems.

Chao-Tsung Huang was born in Kaohsiung, Taiwan, R.O.C., in 1979. He received the B.S. degree from the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C., in 2001. He currently is working toward the Ph.D. degree at the Graduate Institute of Electronics Engineering, National Taiwan University. His major research interests include VLSI design and implementation for signal processing systems.

Liang-Gee Chen (S’84–M’86–SM’94–F’01) received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Cheng Kung University, Tainan, Taiwan, R.O.C., in 1979, 1981, and 1986, respectively. In 1988, he joined the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C. During 1993–1994, he was a Visiting Consultant in the DSP Research Department, AT&T Bell Labs, Murray Hill, NJ. In 1997, he was a Visiting Scholar of the Department of Electrical Engineering, University of Washington, Seattle. Currently, he is Professor at National Taiwan University, Taipei, Taiwan, R.O.C. His current research interests are DSP architecture design, video processor design, and video coding systems.

Dr. Chen has served as an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY since 1996, as Associate Editor of the IEEE TRANSACTIONS ON VLSI SYSTEMS since 1999, and as Associate Editor of IEEE TRANSACTIONS CIRCUITS AND SYSTEMS II since 2000. He has been the Associate Editor of the Journal of Circuits, Systems, and Signal Processing since 1999, and a Guest Editor for the Journal of VLSI Signal Processing Systems. He is also the Associate Editor of the PROCEEDINGS OF THE IEEE. He was the General Chairman of the 7th VLSI Design/CAD Symposium in 1995 and of the 1999 IEEE Workshop on Signal Processing Systems: Design and Implementation. He is the Past-Chair of Taipei Chapter of IEEE Circuits and Systems (CAS) Society, and is a member of the IEEE CAS Technical Committee of VLSI Systems and Applications, the Technical Committee of Visual Signal Processing and Communications, and the IEEE Signal Processing Technical Committee of Design and Implementation of SP Systems. He is the Chair-Elect of the IEEE CAS Technical Committee on Multimedia Systems and Applications. During 2001–2002, he served as a Distinguished Lecturer of the IEEE CAS Society. He received the Best Paper Award from the R.O.C. Computer Society in 1990 and 1994. Annually from 1991 to 1999, he received Long-Term (Acer) Paper Awards. In 1992, he received the Best Paper Award of the 1992 Asia-Pacific Conference on circuits and systems in the VLSI design track. In 1993, he received the Annual Paper Award of the Chinese Engineer Society. In 1996 and 2000, he received the Outstanding Research Award from the National Science Council, and in 2000, the Dragon Excellence Award from Acer. He is a member of Phi Tan Phi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Tseng, PC., Huang, CT. & Chen, LG. Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems. J VLSI Sign Process Syst Sign Image Video Technol 41, 35–47 (2005). https://doi.org/10.1007/s11265-005-6249-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-005-6249-z

Keywords

Search

Navigation