Abstract
Most of the emerging content-based multimedia technologies are based on efficient methods to solve machine early vision tasks. Among other tasks, object segmentation is perhaps the most important problem in single image processing. The solution of this problem is the key technology of the development of the majority of leading-edge interactive video communication technology and telepresence systems. The aim of this paper is to present a robust framework for real-time object segmentation and tracking in video sequences taken simultaneously from different perspectives. The other contribution of the paper is to present a new dedicated parallel hardware architecture. It’s composed of a mixture of Digital Signal Processing (DSP) and Field Programmable Gate Array (FPGA) technologies and uses the Content Addressable Memory (CAM) as a main processing unit. Experimental results indicate that small amount of hardware can deliver real-time performance and high accuracy. This is an improvement over previous systems, where execution time of the second-order using a greater amount of hardware has been proposed.
Similar content being viewed by others
References
F. Pereira: 2000, “MPEG-4: Why, What, How and When”, J. Sig. Proc.: Image Commun. 15, 271–279.
N. Brady: “MPEG-4 Standardized Methods for the Compression of Arbitrarily Shaped Video Objects,” IEEE Trans. Circuits Syst. Video Technol. 9, 1999 1170–1189.
Laboratory for Microelectronics and Systems, University of Hannover: “The HiPar Multi-Media DSP Processor,” Data Sheet, 2001.
Texas Instruments: “A New 0.12 μm Highly Parallel DSP Processor: TMS320c64x,” Data Sheet, 2002.
Y. Fujita, S. Kyo, N. Yamashita, and S. Okazaki: “A 10 GIPS SIMD Processor for PC-based Real-Time Vision Applications: Architecture, Algorithm Implementation and Language Support,” Computer Architecture for Machine Perception (CAMP), 1997 22–32.
M. Meribout, T. Ogura, and M. Nakanishi: “On Using the CAM Concept for Parametric Curve Extraction,” IEEE Transactions on Image Processing 9, no. 12, 2000 21–26.
S. Chang, W. Chen, and D, Zhing: “VideoQ: An Automated Content-Based Video Search System Using Visual Cues,” in Proc. ACM 5th Multimedia Conference, Seatle, WA, Nov. 1997 313–324.
W.E.L. Grimson: “The Combinatorics of Object Segmentation in Cluttered Environments Using Constrained Search,” Artificial Intelligence 44, nos. 1/2, 1990 121–165.
T. Silberberg, L. Davis, and D.A. Harwood: “Object Segmentation Using Oriented Model Points,” Computer Vision, Graphics and Image Processing 35, 1996 47–71.
J.Y. Wang and E. Adelson: “Representing Moving Images with Layers,” IEEE Trans. Image Processing 3, 1994 625–638.
A. Ayer and H.S. Sawhney: “Layered Represntation of Motion Video using Robust Maximum Likelihood Estimation of Mixture Models and MDL Encoding,” in Proc., 5th Int. Conference Computer Vision, 1995, 777–784.
F. Meyer and P. Boutheney: “Region Based Tracking using Affine Motion Models in Logn Image Sequences,” CVGIP, vol. 60, no. 2, 1994 119–140.
M.P. Dubuisson and A. Jain: “Contour Extraction of Moving Objects in Complex Outdoor Scene,” Int. Comput. Vision 14, 1995 83–105.
C. Gu and M. Lee: “Semantic Video Object Segmentation and Tracking using Mathematical Morphology and Perspective Motion Model,” in Proc. ICIP’97, Santa Barbara, CA, Oct. 1997 514–517.
K.M. Hou, A. Belloum, and M. Meribout: “A Perception Sensor for Mobile Robot,” Real-Time Imaging 3, 1997 379–390.
W.E.L. Grimsson, Object Segmentation by Computer: The Role of Geometric Constraints, Cambridge, MA: MIT Press, 1986.
H. Freeman: “On the Encoding of Arbitrary Geometric Configuration,” IRE Tans. Elec. Comput EC-10, no. 2, 1981 260–268.
C.F. Olson: “Improving the Generalized Hough Transform Through Imperfect Grouping,” Internal Report, Jet Propulsion Laboratory, California Institute of Technology, 1997.
R.S. Berns, Principles of Color Technology, 3rd ed. New York: Wiley, 2000.
D. Hammerstrom and D. Strain: “CNAPS- An Experiment in Desktop Super-Computing,” Internal Research Report, Department of Electrical and Computer Engineering, Oregon Graduate Institute of Science and Technology, 1999.
D. Juvin, Ch. Larue Gamrat, and J.F. Collette: “SYMPHONIE: Highly Parallel Calculator: Modelization and Realization”, Journées Adéquation Algorithmes Architectures, Toulouse, 1996.
M. Hariyama, K. Sasaki, and M. Kameyama: “Collision Detection VLSI Processor for Intelligent Vehicles Using a Hierarchically-Content-Addressable Memory,” IEICE Trans. Electron, no. E82-C 9, 1999 1722–1729.
T. Ogura and T. Ikenaga: “A Fully Parallel 1 Mb CAM LSI for Real-time Pixel Parallel Image Processing,” in Proceedings International Solid State Circuits Conference, 1999 15.5.
ADSP, Shark 21061 DSP Processor, User Guide, Analog Device, 1996.
Author information
Authors and Affiliations
Corresponding author
Additional information
Mahmoud Meribout (BS’85, M’91). Received the PhD degree in Electronic Engineering from the University of Technology of Compiegne (France), in January 3rd 1995. He worked one year as an Associate Researcher, where he has been involved in some industrial projects related to hardware board design and video processing. FromNovember 1995 to October 2000, he has beenworking in Japan, with NTT and NEC corporations respectively, where he has been involved in several projects related to hardware & software design of next generation multimedia and networking equipments. He is holding several Japanese and American patents related to this particular topic. In 1998, he has received the NTT best award for his research and development records.
Maamouru Nakanishi received the B.S. and M.S. in Electronics in 1985 and 1987 respectively, all from Kyoto University. Since 1987, he has been engaged in R&D of parallel processing architectures, memory-processor integration technology at NTT Corporation (Tokyo, Japan), when he has been involved in research on Advanced Content Addressable Memory applied to video processing. In 1998, he has received the NTT best award for his research and development records.
Rights and permissions
About this article
Cite this article
Meribout, M., Nakanishi, M. A New Real Time Object Segmentation and Tracking Algorithm and its Parallel Hardware Architecture. J VLSI Sign Process Syst Sign Image Video Technol 39, 249–266 (2005). https://doi.org/10.1007/s11265-005-4843-8
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-005-4843-8