Skip to main content
SpringerLink
Log in

Platform-Based MPEG-4 SOC Design for Video Communications

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

An MPEG-4 video coding SOC design is presented in this paper. We adopt platform-based architecture with an embedded RISC core and efficient memory organization. A motion estimator supporting predictive diamond search and spiral full search is implemented for compromise between compression performance and design cost. The proposed data reuse scheme reduces required memory access bandwidth. For texture coding path, an interleaving DCT/IDCT scheduling with substructure sharing technique is proposed. Several key modules are integrated into an efficient platform in hardware/software co-design fashion. The cost-efficient video encoder SOC consumes 256.8 mW at 40 MHz and achieves real-time encoding of 30 CIF (352×288) frames per second.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. P.M. Kuhn and W. Stechele, “Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation,” International Conference on Visual Communications and Image Processing, 1998.

  2. H.C. Chang, L.G. Chen, M.Y. Hsu, and Y.C. Chang, “Performance Analysis and Architecture Evaluation of MPEG-4 Video Codec System,” IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, 2000, pp. 449–452.

    Google Scholar 

  3. A. Hatabu, T. Miyazaki, and I. Kuroda, “QVGA/CIF Resolution MPEG-4 Video Codec Based on a Low-Power and General-Purpose DSP,” in IEEE Workshop on Signal Processing Systems (SiPS), 2002, pp. 15–20.

  4. H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, “An MPEG-4 Video LSI with an Error-Resilient Codec Core Based on a Fast Motion Estimation Algorithm,” IEEE International Solid-State Circuits Conference (ISSCC), vol. 1, 2002, pp. 368–474.

    Google Scholar 

  5. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, “A 60-MHz 240-mW MPEG-4 Videophone LSI with 16-Mb Embedded DRAM,” IEEE Journal of Solid-State Circuit, vol. 35, no. 11, 2000, pp. 1713–1721.

    Article  Google Scholar 

  6. J.H. Park, I.K. Kim, S.M. Kim, S.M. Park, B.T. Koo, K.S. Shin, K.B. Seo, and J.J. Cha, “MPEG-4 Video Codec on an ARM core and AMBA,” Workshop and Exhibition on MPEG-4, 2001, pp. 95–98.

  7. W.M. Chao, C.W. Hsu, Y.C. Chang, and L.G. Chen, “A Novel Hybrid Motion Estimator Supporting Diamond Search and Fast Full Search,” IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, 2002, pp. 492–495.

    Google Scholar 

  8. S. Zhu and K.K. Ma, “A New Diamond Search Algorithm for Fast Block-Matching Motion Estimation,” IEEE Trans. on Image Processing, vol. 9, no. 2, 2000, pp. 287–290.

    Article  MathSciNet  Google Scholar 

  9. P. Kuhn, Algorithms, Complexity Analysis, and VLSI Architectures for MPEG-4 Motion Estimation, Kluwer Academic Publications, 1999.

  10. T. Sikora, “The MPEG-4 Video Standard Verification Model,” IEEE Trans. on Circuits and Systems for Video Technology, vol. 7, no. 1, 1997, pp. 19–31.

    Article  Google Scholar 

  11. A. Madisetti and A.N. Willson, “A 100 MHz 2-D 8 × 8DCT/IDCT Processor for HDTV Applications,” IEEE Trans. on Circuits and Systems for Video Technology, vol. 5, no. 2,1995, pp. 158–165.

    Article  Google Scholar 

  12. K. Suh, S. Park, S. Kim, B. Koo, I. Kim, K. Kim, and H. Cho, “An Efficient Architecture of DCTQ Module in MPEG-4 Video Codec,” IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1, 2002, pp. 777–780.

    Google Scholar 

  13. C.W. Hsu, W.M. Chao, Y.C. Chang, and L.G. Chen, “Cost-Effective Scheduling of Texture Coding for MPEG-4 Video,” IEEE International Conference on Multimedia and Expo(ICME), 2002.

Download references

Author information

Authors and Affiliations

  1. DSP/IC Design Lab, Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.

    Yung-Chi Chang, Wei-Min Chao, Chih-Wei Hsu & Liang-Gee Chen

Authors
  1. Yung-Chi Chang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wei-Min Chao
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chih-Wei Hsu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Liang-Gee Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yung-Chi Chang.

Additional information

Yung-Chi Chang was born in Kaohsiung, Taiwan, R.O.C., in 1975. He received the B.S. and M.S. degrees from the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C., in 1998 and 2000, respectively, where he is currently pursuing the Ph.D. degree in the Graduate Institute of Electrical Engineering. His research interests include video coding algorithms and VLSI architectures for image/video processing.

Wei-Min Chao was born in Taoyuan, Taiwan, R.O.C., in 1977. He received the B.S. and M.S. degrees from the Department of Electronics Engineering, National Taiwan University in 2000 and 2002 separately. His research interests include video coding algorithms and VLSI architecture for image and video processing.

Chih-Wei Hsu was born in Taipei, Taiwan, in 1979. He received the B.S.E.E and M.S.E.E degrees from National Taiwan University (NTU), Taipei, in 2001 and 2003, respectively. He joined MediaTek, Inc., Hsinchu, Taiwan, in 2003, where he develops integrated circuits related to multimedia systems and optical storage devices. His research interests include object tracking, video coding, baseband signal processing, and VLSI design.

Liang-Gee Chen was born in Yun-Lin, Taiwan, in 1956. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1979, 1981, and 1986, respectively. He was an Instructor (1981-1986), and an Associate Professor (1986-1988) in the Department of Electrical Engineering, National Cheng Kung University. In the military service during 1987 to 1988, he was an Associate Professor in the Institute of Resource Management, Defense Management College. In 1988, he joined the Department of Electrical Engineering, National Taiwan University. During 1993 to 1994 he was a Visiting Consultant of DSP Research Department, AT & T Bell Lab, Murray Hill. In 1997, he was a visiting scholar of the Department of Electrical Engineering, University of Washington, Seattle. During 2001 to 2004, he was the first director of the Graduate Institute of Electronics Engineering (GIEE) in National Taiwan University (NTU). Currently, he is a Professor of the Department of Electrical Engineering and GIEE in NTU, Taipei, Taiwan. He is also the director of the Electronics Research and Service Organization in Industrial Technology Research Institute, Hsinchu, Taiwan. His current research interests are DSP architecture design, video processor design, and video coding systems.

Dr. Chen has served as an Associate Editor of IEEE Transactions on Circuits and Systems for Video Technology since 1996, as Associate Editor of IEEE Transactions on VLSI Systems since 1999, and as Associate Editor of IEEE Transactions on Circuits and Systems II since 2000. He has been the Associate Editor of the Journal of Circuits, Systems, and Signal Processing since 1999, and a Guest Editor for the Journal of Video Signal Processing Systems. He is also the Associate Editor of the Proceedings of the IEEE. He was the General Chairman of the 7th VLSI Design/CAD Symposium in 1995 and of the 1999 IEEE Workshop on Signal Processing Systems: Design and Implementation. He is the Past-Chair of Taipei Chapter of IEEE Circuits and Systems (CAS) Society, and is a member of the IEEE CAS Technical Committee of VLSI Systems and Applications, the Technical Committee of Visual Signal Processing and Communications, and the IEEE Signal Processing Technical Committee of Design and Implementation of SP Systems. He is the Chair-Elect of the IEEE CAS Technical Committee on Multimedia Systems and Applications. During 2001--2002, he served as a Distinguished Lecturer of the IEEE CAS Society. He received the Best Paper Award from the R.O.C. Computer Society in 1990 and 1994. Annually from 1991 to 1999, he received Long-Term (Acer) Paper Awards. In 1992, he received the Best Paper Award of the 1992 Asia-Pacific Conference on circuits and systems in the VLSI design track. In 1993, he received the Annual Paper Award of the Chinese Engineer Society. In 1996 and 2000, he received the Outstanding Research Award from the National Science Council, and in 2000, the Dragon Excellence Award from Acer. He is a member of Phi Tan Phi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chang, YC., Chao, WM., Hsu, CW. et al. Platform-Based MPEG-4 SOC Design for Video Communications. J VLSI Sign Process Syst Sign Image Video Technol 42, 7–19 (2006). https://doi.org/10.1007/s11265-005-4159-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-005-4159-8

Keywords

Search

Navigation