Design and reliability analysis of fault-tolerant shuffle exchange gamma logical neighborhood interconnection network

  • Amit Prakash
  • Dilip Kumar YadavEmail author


Multistage interconnection networks are used as a medium for interconnecting processors and memories in multiprocessor systems. Multistage interconnection networks are an effective substitute for crossbar switches, used in telephone network systems and parallel computers, due to their low cost, better performance and easy maintainability. In this paper, we propose new fault-tolerant hybrid multistage interconnection networks obtained from shuffle exchange gamma interconnection network (SEGIN) and logical neighborhood network named as shuffle exchange gamma logical neighborhood interconnection network (SEGLNIN). We evaluated the performance of SEGLNIN in terms of disjoint paths, reliability and hardware cost and compared it with some well-known MINs like shuffle exchange network (SEN), shuffle exchange network with one extra stage (SEN +) and shuffle exchange network with two extra stages (SEN + 2), SEGIN-1, and SEGIN-2. The results illustrate that the performance of the proposed SEGLNIN is better than that of the compared networks in terms of reliability and disjoint paths.


Multistage interconnection networks Reliability block diagram Terminal reliability Multiprocessor systems Logical neighborhood network Shuffle exchange network 



Authors acknowledge the National Institute of Technology Jamshedpur, India, for providing the research opportunity and facilities.

Compliance with ethical standards

Conflict of interest

The authors confirm that this article content has no conflicts of interest.


  1. 1.
    Pattavina A (1998) Switching theory: architectures and performance in broadband ATM Networks. Wiley, ChichesterGoogle Scholar
  2. 2.
    Yunus NAM, Othman M (2015) Reliability evaluation for shuffle exchange interconnection network. Procedia Comput Sci 59:162–170CrossRefGoogle Scholar
  3. 3.
    Bistouni F, Jahanshahi M (2014) Analyzing the reliability of shuffle-exchange networks using reliability block diagrams. Reliab Eng Syst Saf 132:97–106CrossRefGoogle Scholar
  4. 4.
    Abd-El-Barr M (2007) Design and analysis of reliable and fault-tolerant computer systems. Imperial College Press, LondonzbMATHGoogle Scholar
  5. 5.
    Lang T, Stone HS (1976) A Shuffle-exchange network with simplified control. IEEE Trans Comput C-25(1):55–65MathSciNetCrossRefzbMATHGoogle Scholar
  6. 6.
    Gunawan I (2008) Reliability analysis of shuffle-exchange network systems. Reliab Eng Syst Saf 93(2):271–276CrossRefGoogle Scholar
  7. 7.
    Bistouni F, Jahanshahi M (2015) Pars network: a multistage interconnection network with fault-tolerance capability. J Parallel Distrib Comput 75(2015):168–183CrossRefGoogle Scholar
  8. 8.
    Khanna G, Mishra R, Chaturvedi SK (2016) 4DGIN-3: a new design layout of 4-disjoint gamma interconnection network. J Parallel Distrib Comput 98:40–47CrossRefGoogle Scholar
  9. 9.
    Goyal NK, Rajkumar S (2017) Multi-source multi-terminal reliability evaluation of interconnection networks. Microsyst Technol 23(1):255–274CrossRefGoogle Scholar
  10. 10.
    Gunawan I (2008) Performance analysis of a multistage interconnection network system based on a minimum cut set method. Int J Perform Eng 4(2):111–120Google Scholar
  11. 11.
    Rajkumar S, Goyal NK (2016) Review of multistage interconnection networks reliability and fault-tolerance. IETE Tech Rev 33(3):223–230CrossRefGoogle Scholar
  12. 12.
    Khanna G, Mishra R, Chaturvedi SK (2017) Design of fault-tolerant shuffle exchange gamma interconnection network layouts. J Interconnect Netw 17(02):1750005CrossRefGoogle Scholar
  13. 13.
    IEC 1078 (1991) Analysis techniques for dependability-reliability block diagrams, 1st edn. Document Center, Inc., BelmontGoogle Scholar
  14. 14.
    Rajkumar S, Goyal NK (2014) Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection networks. J Supercomput 69(1):468–491CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringNational Institute of Technology JamshedpurJamshedpurIndia
  2. 2.Department of Computer ApplicationsNational Institute of Technology JamshedpurJamshedpurIndia

Personalised recommendations