Abstract
Hardware compilers for high-level languages are increasingly recognised to be the key to reducing the productivity gap for advanced circuit development in general, and for reconfigurable designs in particular. This paper explains how customisable frameworks for hardware compilation can enable rapid design exploration, and reusable and extensible hardware optimisation. It describes such a framework, based on a parallel imperative language, which supports multiple levels of design abstraction, transformational development, optimisation by compiler passes, and metalanguage facilities. Our approach has been used in producing designs for applications such as signal and image processing, with different trade-offs in performance and resource usage.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Abdul Gaffar et al. Unifying bit-width optimisation for fixed-point and floating-point designs. In IEEE Symp. on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2004.
A. Aho, R. Sethi, and J. Ullman. Compilers: Principles, Techniques, and Tools. Series in Computer Science, Addison-Wesley, 1986.
ANTLR, http://www.antlr.org
M. Boekhold et al. A programmable ANSI C transformation engine. In Proc. Int. Conf. on Compiler Construction, LNCS 1575, Springer, 1999.
Celoxica, http://www.celoxica.com
J. G. F. Coutinho and W. Luk. Source-directed transformations for hardware compilation. In Proc. Int. Conf. on Field-Programmable Technology, IEEE, 2003.
J. G. F. Coutinho, W. Luk, and M. Weinhardt. Optimizing parallel programs for hardware implementation. In Proc. SPIE ITCom, 2002.
G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
E. Gamma, R. Helm, R. Johnson, and J. Vlissides. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley, 1995.
M. B. Gokhale et al. Stream-oriented FPGA computing in the Streams-C high level language. In IEEE Symp. on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2000.
S. Gupta et al. SPARK: A high-level synthesis framework for applying parallelizing compiler transformations. In Proc. Int. Conf. on VLSI Design, Jan. 2003.
T. K. Lee et al. Compiling policy descriptions into reconfigurable firewall processors. In Proc. Symp. on Field-Programmable Custom Computing Machines, IEEE Computer Society Press, 2003.
W. Luk and S. W. McKeever. Pebble: A language for parametrised and reconfigurable hardware design. Field-Programmable Logic and Applications, LNCS 1482, Springer, 1998.
S. W. McKeever and W. Luk. Towards provably-correct hardware compilation tools based on pass separation techniques. Correct Hardware Design and Verification Methods, LNCS 2144, Springer, 2001.
O. Mencer et al. Design space exploration with A Stream Compiler. In Proc. Int. Conf. on Field Programmable Technology, IEEE, 2003.
S. Meyers. Effective C++, 2nd ed. Addison-Wesley, 1998.
I. Page and W. Luk. Compiling occam into FPGAs. FPGAs, Abingdon EE&CS Books, 1991.
N. Shirazi, W. Luk, and P. Y. K. Cheung. Framework and tools for run-time reconfigurable designs. In IEE Proc.-Computing and Digital Techniques, May, 2000.
SUIF Compiler System, suif.stanford.edu.
T. Todman. A customisable framework for hardware compilation. PhD thesis, Imperial College, 2003.
T. Todman and W. Luk. Combining imperative and declarative hardware descriptions. In Proc. 36th Hawaii Int. Conf. on System Sciences, IEEE, 2003.
M. Weinhardt and W. Luk. Pipeline vectorization IEEE Trans. on Computer-Aided Design, 20(2), 2001.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Todman, T., Coutinho, J.G.d.F. & Luk, W. Customisable Hardware Compilation. J Supercomput 32, 119–137 (2005). https://doi.org/10.1007/s11227-005-0288-x
Issue Date:
DOI: https://doi.org/10.1007/s11227-005-0288-x