Abstract
Reversible logic is a methodology to reduce energy loss in digital circuits. This logic can be used in circuit implementation with quantum-dot cell automata (QCA) technology to achieve extremely low circuit energy consumption compared to CMOS. This and other features make QCA an excellent alternative to CMOS circuits. This nanoscale technology offers great opportunities to design and implement high performance and energy efficient logic circuits. This article presents a new scheme for reversible 2–1 multiplexer in QCA. The proposed scheme is implemented in QCADesigner and compared with previous works. Simulation results show the superiority of the scheme in terms of the number of cells, area requirement, and latency.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abbasizadeh, A., Mosleh, M.: Ultradense 2-to-4 decoder in quantum-dot cellular automata technology based on MV32 gate. Electron. Telecommun. Res. Inst. J. 42(6), 912–921 (2020). https://doi.org/10.4218/etrij.2019-0068
Afrooz, S., Navimipour, N.J.: An effective nano design of demultiplexer architecture based on coplanar quantum‐dot cellular automata. IET Circuits Devices Syst. 15(2), 168–174 (2021). https://doi.org/10.1049/cds2.12019
Ahmadpour, S.S., Mosleh, M., Heikalabad, S.R.: An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata. Comput. Electr. Eng. 82, 106548 (2020). https://doi.org/10.1016/j.compeleceng.2020.106548
Al Shafi, A., Bahar, A.N., Islam, M.S.: A Quantitative Approach of Reversible Logic Gates in QCA. J. Commun. Technol. Electron. Comput. Sci. 3, 22–26 (2015)
Bhatia, I.S., Randhawa, D.K.K.: Design and implementation of reversible logic gates using silicene-based p–n junction logic devices. J. Comput. Electron. 20, 735–744 (2021). https://doi.org/10.1007/s10825-020-01625-z
Biswas, P., Gupta, N., Patidar, N.: Basic reversible logic gates and it’s QCA implementation. J. Eng. Res. Appl. 4, 12–16 (2014)
Hashemi, S., Navi, K.: Reversible multiplexer design in quantum-dot cellular automata. Quantum Matter 3, 523–528 (2014)
Heikalabad, S.R., Gadim, M.R.: Design of improved arithmetic logic unit in quantum-dot cellular automata. Int. J. Theoret. Phys. 57, 1733–1747 (2018). https://doi.org/10.1007/s10773-018-3699-1
Heikalabad, S.R., Salimzadeh, F., Barughi, Y.Z.: A unique three-layer full adder in quantum-dot cellular automata. Comput. Electr. Eng. 86, 106735 (2020). https://doi.org/10.1016/j.compeleceng.2020.106735
Heikalabad, S.R.: Non-coplanar counter in quantum-dot cellular automata. Eur. Phys. J. plus 136(2), 1–16 (2021)
Hosseinzadeh, H., Heikalabad, S.R.: A novel fault tolerant majority gate in quantum-dot cellular automata to create a revolution in design of fault tolerant nanostructures, with physical verification. Microelectron. Eng. 192, 52–60 (2018)
Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology 4(1), 49–57 (1993). https://doi.org/10.1088/0957-4484/4/1/004
Maity, M., Ghosal, P., Das, B.: Design of low power fault tolerant reversible multiplexer using QCA. In: Third International Conference on Emerging Applications of Information Technology (EAIT). (2012)
Noorallahzadeh, M., Mosleh, M.: Parity-preserving reversible flip-flops with low quantum cost in nanoscale. J Supercomput 76, 2206–2238 (2020). https://doi.org/10.1007/s11227-019-03074-3
Norouzi, A., Heikalabad, S.R.: Design of reversible parity generator and checker for the implementation of nano-communication systems in quantum-dot cellular automata. Photonic Netw. Commun. 38, 231–243 (2019). https://doi.org/10.1007/s11107-019-00850-2
Norouzi, M., Heikalabad, S.R., Salimzadeh, F.: A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology. Int. J. Circuit Theory Appl. 48(8), 1291–1303 (2020). https://doi.org/10.1002/cta.2799
Rahmani, Y., Heikalabad, S.R., Mosleh, M.: Efficient structures for fault-tolerant majority gate in quantum-dot cellular automata. Opt. Quantum Electron. 53, 45 (2021). https://doi.org/10.1007/s11082-020-02691-0
Ronaghi, N., Faghih Mirzaee, R., Sayedsalehi, S.: Triangular quantum-dot cellular automata wire for standard ternary logic. Int. J. Theor. Phys. 59(12), 3821–3839 (2020). https://doi.org/10.1007/s10773-020-04634-7
Salimzadeh, F., Heikalabad, S.R.: Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata. Phys. B Condens. Matter (2019). https://doi.org/10.1016/j.physb.2018.12.028
Salimzadeh, F., Heikalabad, S.R., Gharehchopogh, F.S.: Design of a reversible structure for memory in quantum-dot cellular automata. Int. J. Circuit Theory Appl. 48(12), 2257–2265 (2020). https://doi.org/10.1002/cta.2807
Sen, B., Dutta, M., Goswami, M., Sikdar, B.K.: Modular Design of testable reversible ALU by QCA multiplexer with increase inprogrammability. Microelectron. J. (2014). https://doi.org/10.1016/j.mejo.2014.08.012i
Sen, B., Dutta, M., Singh, D.K., Saran, D., Sikdar, B.K.: QCA multiplexer based design of reversible ALU. In: IEEE International Conference on Circuits and Systems (ICCAS). (2012)
Tahmasebi, M., Faghih Mirzaee, R., Pishgar Komleh, S.H.: On the design methodology of Boolean functions with quantum-dot cellular automata for reducing delay and number of wire crossings. J. Comput. Electron. 17(4), 1756–1770 (2018). https://doi.org/10.1007/s10825-018-1219-4
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Rahmani, Y., Heikalabad, S.R. & Mosleh, M. A novel reversible 2–1 multiplexer scheme in quantum-dot cellular automata. Opt Quant Electron 54, 657 (2022). https://doi.org/10.1007/s11082-022-03916-0
Received:
Accepted:
Published:
DOI: https://doi.org/10.1007/s11082-022-03916-0