Skip to main content
SpringerLink
Log in

A novel power-efficient high-speed clock management unit using quantum-dot cellular automata

  • Research Paper
  • Published:
Journal of Nanoparticle Research Aims and scope Submit manuscript

Abstract

Quantum-dot cellular automata (QCA) is one of the most attractive alternatives for complementary metal-oxide semiconductor technology. The QCA widely supports a new paradigm in the field of nanotechnology that has the potential for high density, low power, and high speed. The clock manager is an essential building block in the new microwave and radio frequency integrated circuits. This paper describes a novel QCA-based clock management unit (CMU) that provides innovative clocking capabilities. The proposed CMU is achieved by utilizing edge-triggered D-type flip-flops (D-FFs) in the design of frequency synthesizer and phase splitter. Edge-triggered D-FF structures proposed in this paper have the successful QCA implementation and simulation with the least complexity and power dissipation as compared to earlier structures. The frequency synthesizer is used to generate new clock frequencies from the reference clock frequency based on a combination of power-of-two frequency dividers. The phase splitter is integrated with the frequency synthesizer to generate four clock signals that are 90o out of phase with each other. This paper demonstrates that the proposed QCA CMU structure has a superior performance. Furthermore, the proposed CMU is straightforwardly scalable due to the use of modular component architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27

Similar content being viewed by others

References

  • Angizi S, Navi K, Sayedsalehi S, Navin AH (2014) Efficient quantum dot cellular automata memory architectures based on the new wiring approach. J Comput Theor Nanosci 11:2318–2328

    Article  Google Scholar 

  • D.A. Antonelli, D.Z. Chen, T.J. Dysart, X.S. Hu, A.B. Kahng, P.M. Kogge, R.C. Murphy, M.T. Niemier (2004) Quantum-dot cellular automata (QCA) circuit partitioning: problem modeling and solutions. The 41st Design Automation Conference (DAC), pp. 363–368

  • Blair EP, Yost E, Lent CS (2009) Power dissipation in clocking wires for clocked molecular quantum-dot cellular automata. J Comput Electron 9:49–55

    Article  Google Scholar 

  • Cho H, Swartzlander EE Jr (2009) Adder and multiplier design in quantum-dot cellular automata. IEEE Trans Comput 58:721–727

    Article  Google Scholar 

  • Coussy P, Morawiec A (2008) High-level synthesis: from algorithm to digital circuit. Springer, Berlin

    Book  Google Scholar 

  • Dehkordi MA, Shamsabadi AS, Ghahfarokhi BS, Vafaei A (2011) Novel RAM cell designs based on inherent capabilities of quantum-dot cellular automata. Microelectron J 42:701–708

    Article  Google Scholar 

  • Dysart TJ (2013) Modeling of electrostatic QCA wires. IEEE Trans Nanotechnol 12:553–560

    Article  Google Scholar 

  • S.E. Frost, A.F. Rodrigues, A.W. Janiszewski, R.T. Rausch, P.M. Kogge 2002, Memory in motion: a study of storage structures in QCA, First Workshop on Non-silicon Computing

  • Hashemi S, Navi K (2012) New robust QCA D flip flop and memory structures. Microelectron J 43:929–940

    Article  Google Scholar 

  • Hu W, Sarveswaran K, Lieberman M, Bernstein GH (2005) High-resolution electron beam lithography and DNA nano-patterning for molecular QCA. IEEE Trans Nanotechnol 4:312–316

    Article  Google Scholar 

  • Huang J, Momenzadeh M, Lombardi F (2007) Design of sequential circuits by quantum dot cellular automata. Microelectron J 38:525–537

    Article  Google Scholar 

  • Khatun M, Padgett B, Anduwan G, Sturzu I, Tougaw D (2013) Defect and temperature effects on complex quantum-dot cellular automata devices. Journal of Applied Mathematics and Physics 1:7–15

    Article  Google Scholar 

  • Kim K, Wu K, Karri R (2006) Quantum-dot cellular automata design guideline. IEICE Trans Fundam Electron Commun Comput Sci 89:1607–1614

    Article  Google Scholar 

  • Lent CS, Tougaw PD (1997) A device architecture for computing with quantum dots. Proc IEEE 85:541–557

    Article  Google Scholar 

  • Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4:49–57

    Article  Google Scholar 

  • Lent CS, Liu M, Lu Y (2006) Bennett clocking of quantum dot cellular automata and the limits to binary logic scaling. Nanotechnology 17(16):4240–4251

    Article  Google Scholar 

  • Liu W, Lu L, O’Neill M, Swartzlander EE Jr (2011) Design rules for quantum-dot cellular automata. Proc IEEE Int Symp Circuits Syst:2361–2364

  • Liu W, Swartzlander EE Jr, O’Neill M (2013) Design of semiconductor QCA systems. Artech House, USA

    Google Scholar 

  • Lu Y, Lent CS (2005) Theoretical study of molecular quantum-dot cellular automata. J Comput Electron 5:115–118

    Article  Google Scholar 

  • Lu Y, Liu M, Lent C (2007) Molecular quantum-dot cellular automata: from molecular structure. J Appl Phys 102:034311–034317

    Article  Google Scholar 

  • Mandal D, Bhattacharyya TK (2008) Implementation of CMOS low-power integer-N frequency synthesizer for SOC design. J Comput Secur 3(4):31–38

    Google Scholar 

  • Ravichandran R, Lim SK, Niemier M (2005) Automatic cell placement for quantum-dot cellular automata. Integr VLSI J 38:541–548

    Article  Google Scholar 

  • Razavi B, Lee KF, Yan RH (1995) Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS. IEEE J Solid State Circuits 30(2):101–109

    Article  Google Scholar 

  • Safarian A, Anand S, Heydari P (2006) On the dynamics of regenerative frequency dividers. IEEE Trans Circuits Syst II, Express Briefs 53:1413–1417

    Article  Google Scholar 

  • K. Sengupta, H. Hashemi (2006) Maximum frequency of operation of CMOS static frequency dividers: theory and design techniques. 13th IEEE International Conference on Electronics, Circuits AND Systems (ICECS ‘2006), pp. 584–587

  • Shamsabadi AS, Ghahfarokhi BS, Zamanifar K, Vafaei A (2009) Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study. J Syst Archit 55:180–187

    Article  Google Scholar 

  • Sheikhfaal S, Angizi S, Sarmadi S, Moaiyeri MH, Sayedsalehi S (2015) Designing efficient QCA logical circuits with power dissipation analysis. Microelectron J 46:462–471

    Article  Google Scholar 

  • Shu K, Snchez-Sinencio E (2004) CMOS PLL synthesizers: analysis and design. Springer, Berlin

    Google Scholar 

  • Srivastava S, Sarkar S, Bhanja S (2009) Estimation of upper bound of power dissipation in QCA circuits. IEEE Trans Nanotechnol 8:116–127

    Article  Google Scholar 

  • Srivastava S, Asthana A, Bhanja S, Sarkar S (May 2011) QCAPro-an error power estimation tool for QCA circuit design. Proc. IEEE Int. Symp. Circuits Syst.:2377–2380

  • Taskin B, Hong B (2008) Improving line-based QCA memory cell design through dual phase clocking. IEEE Trans Very Large Scale Integration (VLSI) Syst 16:1648–1656

    Article  Google Scholar 

  • Timler J, Lent CS (2002) Power gain and dissipation in quantum dot cellular automata. J Appl Phys 91:823–830

    Article  Google Scholar 

  • Vankamamidi V, Ottavi M, Lombardi F (2005) A line-based parallel memory for QCA implementation. IEEE Trans Nanotechnol 4:690–698

    Article  Google Scholar 

  • Vankamamidi V, Ottavi M, Lombardi F (2008) A serial memory by quantum-dot cellular automata (QCA). IEEE Trans Comput 57:606–618

    Article  Google Scholar 

  • Vetteth A, Walus K, Dimitrov VS, Jullien GA (2003) Quantum-dot cellular automata of flip-flops. ATIPS Laboratory 2500 University Drive, Alberta

    Google Scholar 

  • Walus K, Dysart TJ, Jullien GA, Budiman RA (2004) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3:26–31

    Article  Google Scholar 

  • Xiao L, Chen X, Ying S (2012) Design of dual-edge triggered flip-flops based on quantum-dot cellular automata. Journal of Zhejiang University SCIENCE C 13(5):385–392

    Article  Google Scholar 

  • K.K. Yadavalli, A.O. Orlov, K. Kummamuru, C.S. Lent, G.H. Bernstein, G.L. Snider (2006) Fanout in quantum dot cellular automata, 63rd Device Research Conference Digest (DRC ‘05), Santa Barbara, CA, pp. 121–122

  • Yang X, Cai L, Zhao X (2010) Low power dual-edge triggered flip-flop structure in quantum dot cellular automata. Electron Lett 46:825–626

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics, Communications and Computer Engineering, Helwan University, Cairo, Egypt

    M. M. Abutaleb

Authors
  1. M. M. Abutaleb
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. M. Abutaleb.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Abutaleb, M.M. A novel power-efficient high-speed clock management unit using quantum-dot cellular automata. J Nanopart Res 19, 128 (2017). https://doi.org/10.1007/s11051-017-3810-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11051-017-3810-1

Keywords

Search

Navigation