Abstract
The latest video coding standards such as AVS3 adopts numerous novel coding tools and new partition mechanisms to achieve a better coding performance. But they also massively increase the computation overhead. Integer motion estimation (IME) is one of the most important and complex coding tools. The growing complexity of these video coding standards brings up severe challenges for both software and hardware implemented IME. Different from the software oriented IME algorithms, hardware-friendly IME algorithms often require low data dependency, regular data access and reasonable trade-off among compression performance, latency and resources. The challenges also highly relate to the hardware encoder architecture applying the IME algorithm. We propose a novel hardware-friendly integer motion estimation algorithm for AVS3 targeted for the Largest Coding Unit (LCU) level pipe-lined encoder architectures. The proposed algorithm consists of three parts, namely, a predictive motion vector prediction (PMVP) algorithm to derive predictive motion vectors (PMV) in advance to avoid the data dependency, a multi-resolution hierarchical motion estimation method that generates motion vectors (MVs) for 60% of the divided coding units (CUs) and a motion vector inference (MVI) method to infer MVs for the rest of the CUs. The proposed algorithms reduce the computation complexity by 88.64% for IME and only suffers 0.11% performance degradation for the IPPP configuration.
Similar content being viewed by others
Data availability statement
With intellectual property concerns, our implementation of the algorithms is not open sourced. But a demo consisting of an executable file is available on our project https://github.com/zhuxihehe/HW_LCU_IME_FOR_AVS3. The test results can be validated with the executable file under the described conditions.
References
Bao X, Zhou D, Liu P, Goto S (2012) An advanced hierarchical motion estimation scheme with lossless frame recompression and early-level termination for beyond high-denition video coding. IEEE Trans Multimed 14(2):237–249. https://doi.org/10.1109/TMM.2011.2171677
Fan Y, Huang L, Hao B, Zeng X (2018) A hardware-oriented ime algorithm for hevc and its hardware implementation. IEEE Transactions on Circuits and Systems for Video Technology 28(8):2048–2057. https://doi.org/10.1109/TCSVT.2017.2702194
Gogoi S, Peesapati R (2021) Design and implementation of an efficient multi-pattern motion estimation search algorithm for hevc/h.265. IEEE Trans Consum Electron 67(4):319–328. https://doi.org/10.1109/TCE.2021.3126670
He Z, Yu L, Zheng X, Ma S, He Y (2013) Framework of avs2-video coding. In: 2013 IEEE International conference on image processing, pp 1515–1519. https://doi.org/10.1109/ICIP.2013.6738311
He Z, Yu L, Zheng X, Ma S, He Y (2013) Framework of avs2-video coding. In: 2013 IEEE International conference on image processing, pp 1515–1519. https://doi.org/10.1109/ICIP.2013.6738311
Jia L, Tsui C-Y, Au OC, Jia K (2019) A new rate-complexity-distortion model for fast motion estimation algorithm in hevc. IEEE Trans Multimed 21(4):835–850. https://doi.org/10.1109/TMM.2018.2866762
Jie C (2021) Avs3-p2 common test condition v13.0. In: AVS-Doc N2983
Kim TS, Rhee CE, Lee H-J (2020) Fast hardware-based ime with an idle cycle and computational redundancy reduction. IEEE Transactions on Circuits and Systems for Video Technology 30(6):1732–1744. https://doi.org/10.1109/TCSVT.2019.2909693
Lai Y-K, Lien L-S (2019) Fast motion estimation based on diamond refinement search for high efficiency video coding. In: 2019 IEEE International Conference on Consumer Electronics (ICCE), pp 1–2. https://doi.org/10.1109/ICCE.2019.8661956
Lee D, Ahn C-B, Chung Y, Oh S-J (2018) An adaptive search range decision algorithm for parallel motion estimation. In: 2018 International Workshop on Advanced Image Technology (IWAIT), pp 1–4. https://doi.org/10.1109/IWAIT.2018.8369780
Li R, Zeng B, Liou ML (1994) A new three-step search algorithm for block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology 4(4):438–442. https://doi.org/10.1109/76.313138
Liu Q, Liu L, Hao L, Peng T (2018) Fast motion estimation algorithm for high efficient video coding. In: 2018 IEEE 4th International Conference on Computer and Communications (ICCC), pp 6–10. https://doi.org/10.1109/CompComm.2018.8780609
Mochizuki S, Shibayama T, Hase M, Izuhara F, Akie K, Nobori M, Imaoka R, Ueda H, Ishikawa K, Watanabe H (2008) A 64 mw high picture quality h.264/mpeg-4 video codec ip for hd mobile applications in 90 nm cmos. IEEE J Solid-State Circ 43(11):2354–2362. https://doi.org/10.1109/JSSC.2008.2004534
Ndili O, Ogunfunmi T (2014) Fast algorithm and efficient architecture for integer and fractional motion estimation. J Signal Process Syst 75(1):55–64. https://doi.org/10.1007/s11265-013-0793-8
Po L-M, Ma W-C (1996) A novel four-step search algorithm for fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology 6(3):313–317. https://doi.org/10.1109/76.499840
Sullivan GJ, Ohm J-R, Han W-J, Wiegand T (2012) Overview of the high efficiency video coding (hevc) standard. IEEE Transactions on Circuits and Systems for Video Technology 22(12):1649–1668. https://doi.org/10.1109/TCSVT.2012.2221191
Thang NV, Dac Tung V, Hoan ND, Ba Anh D (2019) Novel hardware-oriented integer motion estimation algorithms for high efficiency video coding. In: 2019 6th NAFOSTED Conference on Information and Computer Science (NICS), pp 160–165. https://doi.org/10.1109/NICS48868.2019.9023823
Tsai S-F, Li C-T, Chen H-H, Tsung P-K, Chen K-Y, Chen L-G (2013) A 1062mpixels/s 8192\(\times \)4320p high efficiency video coding (h.265) encoder chip. In: 2013 Symposium on VLSI Circuits, pp 188–189
Vayalil NC, Paul M, Kong Y (2019) A residue number system hardware design of fast-search variable-motion-estimation accelerator for hevc/h.265. IEEE Transactions on Circuits and Systems for Video Technology 29(2):572–581. https://doi.org/10.1109/TCSVT.2017.2787194
Wang M, Li J, Zhang L, Zhang K, Liu H, Wang S, Kwong S, Ma S (2019) Extended quad-tree partitioning for future video coding. In: 2019 Data Compression Conference (DCC), pp 300–309 . https://doi.org/10.1109/DCC.2019.00038
Wei K, Zhang S, Jia H, Xie D, Gao W (2012) A exible and high-performance hardware video encoder architecture. In: 2012 Picture coding symposium, pp 373–376 . https://doi.org/10.1109/PCS.2012.6213368
Yin H, Jia H, Qi H, Ji X, Xie X, Gao W (2010) A hardware-efficient multi-resolution block matching algorithm and its vlsi architecture for high definition mpeg-like video encoders. IEEE Transactions on Circuits and Systems for Video Technology 20(9):1242–1254. https://doi.org/10.1109/TCSVT.2010.2058476
Zhang J, Jia C, Lei M, Wang S, Ma S, Gao W (2019) Recent development of avs video coding standard: Avs3. In: 2019 Picture Coding Symposium (PCS), pp 1–5. https://doi.org/10.1109/PCS48520.2019.8954503
Zhu C, Lin X, Chau L-P (2002) Hexagon-based search pattern for fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology 12(5):349–355. https://doi.org/10.1109/TCSVT.2002.1003474
Zhu S, Ma K-K (1997) A new diamond search algorithm for fast block matching motion estimation. In: Proceedings of ICICS, 1997 International Conference on Information, Communications and Signal Processing. Theme: Trends in information systems engineering and wireless multi-media communications, vol. 1, pp 292–2961. https://doi.org/10.1109/ICICS.1997.647106
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflicts of interests
The authors certify that they have no affiliations with or involvement in any organization or entity with any financial interest, or non-financial interest in the subject matter or materials discussed in this manuscript.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Xizhong Zhu, Guoqing Xiang, Peng Zhang and Xiaodong Xie contributed equally to this work.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Zhu, X., Xiang, G., Zhang, P. et al. A hardware-friendly algorithm for LCU-level pipe-lined integer motion estimation. Multimed Tools Appl 83, 6685–6709 (2024). https://doi.org/10.1007/s11042-023-15669-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11042-023-15669-3