Abstract
The proposed work presents particulars of a technique for the design and hardware implementation of an information hiding scheme using hardware-software co-simulation. The methodology aims to improve the design verification efficiency, development time and cost for DSP solutions. The scheme represents architecture for visual information hiding framework where information bits embedded into the host image by means of LSB matching technique. The design is tested by targeting a Spartan-3A DSP edition board (XC3SD3400A-4FGG676C) and the simulated results illustrate that this architecture provides a better opening for application specific events as well as explores different areas concerned to low cost hardware implementation through a graphical user interface.
Similar content being viewed by others
References
Anumol TJ, Binson VA, Rasheed S, (2013) FPGA implementation of low power, high speed, area efficient invisible image watermarking algorithm for images. IJSER 4(8)
Arabyel WS, Madian AH, Ashour MA, Wahdan AM (2010) Hardware realization of DC embedding video watermarking technique based on FPGA. Int Conf on Microelectronics (ICM), p. 463–466
Batllea J, Mart J, Ridao P, Amat J (2002) A new FPGA/DSP-based parallel architecture for real-time image processing. Real Time Imaging 8(5):345–356
Chang C, Cheng LM (2004) Hiding data in images by simple LSB substitution. Pattern Recogn 37(3):71–98
Furqan A, Kumar M (2015) “Study and Analysis of Robust DWT-SVD Domain Based Digital Image Watermarking Technique Using MATLAB,” 2015 IEEE Int Conf Comput Intell Commun Technol, Ghaziabad, p. 638–644
Ghosh S, Biswas A et al. (2014) “Design of a Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA,” 5th Int. Symposium on Electronic System Design (ISED), p. 15–17
Gui X, Li X, Yang B (2014) A high capacity reversible data hiding scheme based on generalized prediction-error expansion and adaptive embedding. Signal Process 98:370–380
Guo L (2017) An embedded multimedia communication terminal based on DSP+FPGA. Multimed Tools Appl 76:16949–16961
Hajjaji MA, Gafsi M, Ben Abdelali A, Mtibaa A (2019) FPGA implementation of digital images watermarking system based on discrete Haar wavelet transform. Secur Commun Netw 2019:1–17
Han S, Yang J, Wang R, Jia G (2018) A robust color image watermarking algorithm against rotation attacks. Optoelectron Lett 14(1):61–66
Harmsen J, Pearlman W (2003) Higher-order statistical steganalysis of palette images. Proc SPIE Secur Watermarking Multimed Contents 5020:131–142
Hurrah NN, Parah SA, Loan NA, Sheikh JA, Elhoseny M, Muhammad K (2019) Dual watermarking framework for privacy protection and content authentication of multimedia. Futur Gener Comput Syst 94:654–673
Kalomiros J, Lygouras J (2008) Design and evaluation of a hardware/software FPGA-based system for fast image processing. Microprocess Microsyst 32:95–106
Ker A (2004) Improved detection of LSB steganography in grayscale images. In Proc Inf Hiding Workshop Springer LNCS 3200: 97–115
Ker A (2005) Steganalysis of LSB matching in Grayscale images. IEEE Signal Process Lett 12(6):441–444
Kougianos E, Mohanty SP, Mahapatra RN (2009) Hardware assisted watermarking for multimedia. Comput Electr Eng 284–289
Kutter M, Petitcolas FAP (1999) “A fair benchmark for image watermarking systems”, electronic imaging ‘99, Security and Watermarking of Multimedia Contents, 3657
Liao X, Wen Q, Zhang J (2011) A steganographic method for digital images with four-pixel differencing and modified LSB substitution. J Vis Commun Image Represent 22(1):1–8
Liao X, Li K, Yin J (2017) Separable data hiding in encrypted image based on compressive sensing and discrete Fourier transform. Multimed Tools Appl 76(20):20739–20753
Liao X, Yin J, Guo S, Li S, Sangaiah AK (2018) Medical JPEG image steganography based on preserving inter-block dependencies. Comput Electr Eng 67:320–329
Lobo PJ, Juarez E, Pescador F, Maturana G, Rodríguez MC (2011) A DVB-H receiver and gateway implementation on a FPGA and DSP based platform. IEEE Trans Consum Electron 57(2)
Maity HK, Maity SP (2014) FPGA implementation of reversible watermarking in digital images using reversible contrast mapping. J Syst Softw 96:93–104
Majumdar S, Das TS, Sarkar SK, (2011) DWT and SVD based image watermarking scheme using noise visibility and contrast sensitivity. Int Conf on Recent Trends in Information Technology IEEE 938–942
Mert AC, Azgin H, Kalali E, Hamzaoglu I (2018) “Efficient multiple constant multiplication using DSP blocks in FPGA,” IEEE
Mielikainen J (2006) LSB matching revisited. IEEE Signal Process Lett 13(5):285–287
Moctezuma JC, Sanchez S, Alvarez R, Sánchez A (2008) “Architecture for filtering images using Xilinx system generator,” World Scientific Advanced Series In Electrical and Computer Engineering, Proc. 2nd WSEAS International Conference on Computer Engineering and Applications, p. 284–289
Mohanty SP, Kumara CR, Nayak S (2004) FPGA based implementation of an invisible-robust image watermarking encoder. Lect Notes Comput Sci 3356:344–353
Mohanty SP, Sengupta A, Guturu P, Kougianos E (2017) Everything you want to know about watermarking: From paper marks to hardware protection. IEEE Consum Electron Mag 6(3):83–91
Nayak MR, Bag J et al (2017) Hardware implementation of a novel watermarking algorithm based on phase congruency and singular value decomposition technique. AEU Int J Electron Commun 71:1–8
Ownby M, Mahmoud WH (2003) A design methodology for implementing DSP with Xilinx System Generator for MATLAB. In IEEE International Symposium on System Theory, p. 404–408
Petitcolas FAP, Anderson RJ, Kuhn MG (1999) Information hiding - a survey. Proc IEEE 87(7):1062–1078
Pexaras K, Tsiourakis C, Karybali IG, Kalligeros E (2017) “Optimization and hardware implementation of image watermarking for low cost applications,” 24th IEEE Int Conf Electron Circ Syst (ICECS), Batumi, p. 347–350
Phadikar A, Mandal H, Chiu T (2020) A novel QIM data hiding scheme and its hardware implementation using FPGA for quality access control of digital image. Multimed Tools Appl 79:12507–12532. https://doi.org/10.1007/s11042-019-08392-5
Saidani T, Dia D, Elhamzi W et al. (2009) “Hardware Co-simulation For Video Processing Using Xilinx System Generator,” Proc. World Congress on Engineering, UK, I
Seo YH, Kim DW (2003) “Real-Time Blind Watermarking Algorithm and its Hardware Implementation for Motion JPEG2000 Image,” Codec, Proc. of the 1st Workshop on Embedded Systems for Real-Time Multimedia, p. 88–93
Singh SP, Bhatnagar G (2018) A new robust watermarking system in integer DCT domain. J Vis Commun Image Represent 53:86–101
Sinha Roy S, Basu A, Chattopadhyay A (2019) Intelligent copyright protection for images, 1st edn. CRC, Taylor and Francis, New York
Sinha RS, Basu A, Chattopadhyay A (2018) Hardware implementation of a visual image watermarking scheme using Qubit/Quantum computation through reversible methodology. Quantum-inspired intelligent systems for multimedia data analysis, IGI Global Ch. 4, p. 95–140
Sinha RS, Das M, Basu A, Chattopadhyay A (2018) “FPGA Implementation of an Adaptive LSB Replacement Based Digital Watermarking Scheme,” ISDCS (IEEE)
Su Q, Chen B (2017) Robust color image watermarking technique in the spatial domain. J Soft Comput Fusion Found Methodol Appl 22(1):91–106
Su G-D, Liu Y, Chang C-C (2019) A square lattice oriented reversible information hiding scheme with reversibility and adaptivity for dual images. J Vis Commun Image Rep 64(102618). https://doi.org/10.1016/j.jvcir.2019.102618
The USC-SIPI Image Database (n.d.) http://sipi.usc.edu/database/database.php?volume=misc.
Wang J, Du Z (2019) A method of processing color image watermarking based on the haar wavelet. J Vis Commun Image Rep 64(102627). https://doi.org/10.1016/j.jvcir.2019.102627
Wong MLD, Lau SIJ, Chong NS, Sim KY (2013) A salient region watermarking scheme for digital mammogram authentication. Int J Innov Manag Technol 4(2):228–232
Zear A, Singh AK, Kumar P (2018) A proposed secure multiple watermarking technique based on DWT, DCT and SVD for application in medicine. Multimed Tools Appl 77:4863–4882
Zemcik P (2002) Hardware Acceleration of Graphics and Imaging Algorithms Using FPGAs. In SCCG ‘02: Proc. of the 18th Spring Conf. on Computer Graphics. New York: ACM Press, p. 25–32
Zhang L, Wei D (2019) Dual DCT-DWT-SVD digital watermarking algorithm based on particle swarm optimization. Multimed Tools Appl 78:28003–28023
Zhou NR, Hou WMX, Wen RH, Zou WP (2018) Imperceptible digital watermarking scheme in multiple transform domains. Multimed Tools Appl 77:30251–30267
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher’s note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Sinha Roy, S., Basu, A., Chattopadhyay, A. et al. Implementation of image copyright protection tool using hardware-software co-simulation. Multimed Tools Appl 80, 4263–4277 (2021). https://doi.org/10.1007/s11042-020-09944-w
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11042-020-09944-w