Solid-state bonding of silicon chips to copper substrates with graded circular micro-trenches
- 47 Downloads
Silicon (Si) chips of 5 mm × 5 mm were bonded directly to copper (Cu) substrates using solid-state process at 300 °C without using any die-attach materials. A static pressure of 6.9 MPa was applied. To deal with the large mismatch in coefficient of thermal expansion (CTE) between Si and Cu, graded circular micro-trenches were fabricated on the Cu substrates. The micro-trenches provide space for Cu material to move into during the bonding process where the Cu surface incurs plastic deformation to conform to Si bottom surface for intimate contact. The micro-trenches also help relax stresses on the bonding interface caused by the fact that Cu contracts significantly more than Si during cooling down. The results obtained are encouraging, implying that the concept of using micro-trenches work. Scanning electron microscopy (SEM) images on cross sections of bonded structures show that Si chips were well bonded to Cu substrates without voids or defects on the interface and without any cracks on Si chip. Shear test were performed on six samples. It turned out that, of all six samples, the Si chip fractured first and the entire Si bottom surface was stilled well bonded to the Cu substrate. The average breakage force of Si chips on six samples is 13.5 Kgf. The breakage force of the joint cannot be determined but is certainly higher than 13.5 Kgf, which is more than twice of the specification American Military Standard. The new chip bonding structure with solid-state process reported in this paper eliminates the use of die-attach materials and the thermal resistance associated with the die-attach. It also removes the operating temperature limit constrained by the melting temperature of die-attach materials. We except this new bonding structure design to be a valuable alternative to high power and high temperature devices.
SEM work was performed at UC Irvine Materials Research Institute (IMRI).
- 6.J.G. Bai, J.N. Calata, G.Q. Lu, IEEE Trans. Compon. Packag. Manuf. Technol. 30, 241 (2007)Google Scholar
- 11.N. Iwase, K. Anzai, K. Shinozaki, O. Hirao, T.D. Thanh, Y. Sugiura, IEEE Trans. Compon. Packag. Manuf. Technol. 8, 253 (1985)Google Scholar
- 13.S. Catellani, J.C. Crebier, C. Schaeffer, T. Marsala, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230) 1954, 1955 (2001)Google Scholar
- 16.C.C. Lee, L. Cheng, Electronic Components and Technology Conference (ECTC), 2014 IEEE 64th, IEEE, 1335, (2014)Google Scholar
- 23.National Physical Laboratory, Shear testing of die. http://www.npl.co.uk/science-technology/advanced-materials/materials-areas/electronics-interconnection/shear-testing-of-die. Accessed 23 Jan 2018
- 24.MIL-STD-883H method 2019.8, Die shear strength, Department of Defense, 2010Google Scholar