Advertisement

A New Design-for-Testability Method Based on Thru-Testability

  • Chia Yee OoiEmail author
  • Hideo Fujiwara
Article
  • 220 Downloads

Abstract

Partial scan and non-scan techniques allow test generation of high fault coverage for sequential circuits with less area overhead and less performance degradation than full scan technique. In most of these techniques, extra logic (e.g. a multiplexer introduced by partial scan) is added to permit a data transfer from a flip-flop (or input) to another flip-flop (or output). Such additional logic function is called thru function in this paper, which plays an essential role in enhancing the testability of a circuit. In this paper, we introduce a design-for-testability (DFT) technique which modifies a given sequential circuit to a thru-testable sequential circuit with acyclic test generation complexity by adding new thru functions based on the information of thru functions that may exist in the original design and the dependency among these thru functions. Thus, thru functions of a given sequential circuit should first be extracted from its high-level description. If there is a thru function that transfers data from a flip-flop to another flip-flop, the latter is exempted from being considered in DFT insertion. This reduces the additional logic to be added. Using ITC’99 benchmark circuits, we show that the proposed DFT method takes up less area overhead compared to the previous scan methods in testing the difficult-to-test circuits like b07, b08 and b15. Besides, the test application time is shorter than that of previous scan methods while the test data volume is less too in difficult-to-test circuits.

Keywords

Thru-testability Design-for-testability Sequential circuit Thru function Path dependency 

References

  1. 1.
    Abadir MS, Breuer MA (1985) A knowledge based system for designing testable VLSI chips. IEEE Des Test Comput 2(4):56–68CrossRefGoogle Scholar
  2. 2.
    Agrawal VD, Cheng KT (1990) Finite state machine synthesis with embedded test function. J Electron Test Theory Appl 1(3):221–228Google Scholar
  3. 3.
    Asaka T, Bhattacharya S, Dey S, Yoshida M (1997) H-scan+: a practical low-overhead RTL design-for-testability technique for industrial designs. Proc International Test Conference: 265–274Google Scholar
  4. 4.
    Bhattacharya S, Dey S (1996) H-scan: a high level alternative to full-scan testing with reduced area and test application overheads. Proc IEEE 14th VLSI Test Symposium (VTS’96): 74–80Google Scholar
  5. 5.
    Chaiyakul V, Gajski DD (1992) Assignment decision diagram for high level synthesis. Technical Report: 5–50Google Scholar
  6. 6.
    Chakradhar ST, Balakrishnan A, Agrawal VD (1994) An exact algorithm for selecting partial scan flip-flops. Proc. of 31st ACM/IEEE Design Automation Conference: 81–86Google Scholar
  7. 7.
    Freeman S (1988) Test generation for datapath logic: the F-path method. IEEE Trans Solid State Circuits 23(2):421–427CrossRefGoogle Scholar
  8. 8.
    Fujiwara H, Iwata H, Yoneda T, Ooi CY (2008) A nonscan design-for-testability method for register-transfer-level circuits to guarantee linear-depth time expansion models. IEEE Trans CAD Integr Circuits Syst 27(9):1535–1544CrossRefGoogle Scholar
  9. 9.
    Gupta R, Gupta R, Breuer MA (1990) The BALLAST methodology for structured partial scan design. IEEE Trans Comput 39(4):538–548CrossRefGoogle Scholar
  10. 10.
    Kanjilal S, Chakradhar ST, Agrawal VD (1995) Test function embedding algorithms with application to interconnected finite state machines. IEEE Trans CAD 14:1115–1127Google Scholar
  11. 11.
    Kanjilal S, Chakradhar ST, Agrawal VD (1995) A partition and resynthesis approach to testable design of large circuits. IEEE Trans CAD 14:1268–1276Google Scholar
  12. 12.
    Kim KS, Kime CR (1995) Partial scan flip-flop selection by use of empirical testability. J Electron Test Theory Appl 7:47–59CrossRefGoogle Scholar
  13. 13.
    Kim YC, Agrawal VD, Saluja KK (2005) Combinational automatic test pattern generation for acyclic sequential circuits. IEEE Trans CAD 24:948–956Google Scholar
  14. 14.
    Lee DH, Reddy SM (1990) On determining scan flip-flops in partial-scan designs. Proc Int Conf on Computer-Aided Design: 322—325Google Scholar
  15. 15.
    Lin C, Marek-Sadowska M, Lee MT, Chen K (1998) Cost-free scan: a low-overhead scan path design. IEEE Trans CAD Integr Circuits Syst 17(19):852–861Google Scholar
  16. 16.
    Norwood RB, McCluskey EJ (1996) Orthogonal scan: low overhead scan for data paths. Proc International Test Conference: 659–668Google Scholar
  17. 17.
    Ooi CY, Fujiwara H (2006) A new class of sequential circuits with acyclic test generation complexity. International Conference on Computer Design: 425–431Google Scholar
  18. 18.
    Pomeranz I, Reddy SM (2005) Autoscan: a scan design without external scan inputs or outputs. IEEE Trans Very Large Scale Integr Syst 13(9):1087–1095CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Universiti Teknologi MalaysiaSkudaiMalaysia
  2. 2.Osaka Gakuin UniversityOsakaJapan

Personalised recommendations