Jha, N.K., Kundu, S.: Testing and Reliable Design of CMOS Circuits. Kluwer Academic, Massachusetts (1990)
Book
Google Scholar
Rinitha, R., Ponni, R.: Testing in VLSI: a survey. In: Proceedings of International Conference on Emerging Trends in Engineering, Technology and Science (2016)
Asvini, S., Nirmala, C.: Design for testability in timely testing of VLSI circuits. Int. J. Eng. Res. Appl. 5(3), 10–13 (2015)
Google Scholar
Plusquellic, J.: Faults 2. VLSI design verification and test slides, Department of CSEE, University of Maryland, Baltimore County (UMBC), Maryland (2006)
Malaiya, Y.K., Su, S.Y.H.: A new fault model and testing technique for CMOS devices. In: Proceeding of International Test Conference, pp. 25–34 (1982)
Rajsuman, R.: Iddq testing for CMOS VLSI. Proc. IEEE 88(4), 544–568 (2000)
Article
Google Scholar
Jha, N.K., Gupta, S.: Testing of Digital System. Cambridge University Press, Cambridge (2003)
Book
Google Scholar
Nuernbergk, D.K., Lang, C.: Fast and precise on-chip IDDQ current sensor. In: 15th ITG/GMM Symposium ANALOG, pp. 33–38 (2016)
Figueras, J., Ferre, A.: Possibilities and limitations of IDDQ testing in submicron CMOS. IEEE Trans. Compon. Packag. Manuf. Technol. 21(4), 352–359 (1998)
Article
Google Scholar
Mandal, M.K., Sarkar, B.C.: Ring oscillators: characteristics and applications. Indian J. Pure Appl. Phys. 48, 136–145 (2009)
Google Scholar
Georgoulopoulos, N., Hatzopoulos, A.: Effectiveness evaluation of the TSV fault detection method using ring oscillators. In: Proceeding of 6th International Conference on Modern Circuits and Systems Technologies (2017)
Harb, S.M.S., Eisenstadt, W.: On-chip testing schemes of through-silicon-vias (TSVs) in 3D stacked ICs. Adv. Sci. Technol. Eng. Syst. J. 2(3), 1260–1265 (2017)
Article
Google Scholar
Deutsch, S., Chakrabarty, K.: Contactless pre-bond TSV test and diagnosis using ring oscillators and multiple voltage levels. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(5), 774–785 (2014)
Article
Google Scholar
Fkih, Y., Vivet, P., Rouzeyre, B., Flottes, M., Natale, G.D.: A 3D IC BIST for pre-bond test of TSVs using ring oscillators. In: Proceeding of 11th IEEE International New Circuits and Systems Conference (2013)
Arabi, K., Ihs, H., Dufaza, C., Kaminska, B.: Digital oscillation-test method for delay and stuck-at fault testing of digital circuits. In: International Test Conference, pp. 91–100 (1998)
Mohsen, A.A.K., El-Yazeed, M.F.A.: Selection of input stimulus for fault diagnosis of analog circuits using ARMA model. AEU Int. J. Electron. Commun. 58(3), 212–217 (2004)
Article
Google Scholar
Binu, D., Kariyappa, B.S.: A survey on fault diagnosis of analog circuits: taxonomy and state of the art. AEU Int. J. Electron. Commun. 73, 68–83 (2017)
Article
Google Scholar
Singh, G., Angurana, M.S.: Design of wide tuning range and low power dissipation of VCRO in 50 nm CMOS technology. Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 3(5), 9675–9679 (2014)
Google Scholar
Niknejad, A.M.: Lecture 12: MOS Transistor Models. Department of EECS, University of California, Berkeley (2013)
Maly, W., Nigh, P.: Built-in current testing—feasibility study. In: Proceeding of International Conference on Computer Aided Design, pp. 340–343 (1988)
Shen, T.L., Daly, J.C., Lo, J.C.: A 2-ns detecting time, 2 um CMOS built-in current sensing circuit. IEEE J. Solid State Circuits 28(1), 72–77 (1993)
Article
Google Scholar
Bastos, R.P., Guimaraes, L.A., Torres, F.S.: Architectures of bulk built-in current sensors for detection of transient faults in integrated circuits. Microelectron. J. 71, 70–79 (2018)
Article
Google Scholar