Skip to main content

Advertisement

SpringerLink
Log in

Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

One of the most promising solutions for replacing present technologies is Quantum Cellular Automata (QCA) technology. Considering its nature, this technology has very low energy losses. On the other hand, designing circuits that are without waste of information or reversible can be useful for decreasing energy losses. The arithmetic logic unit (ALU) is recognized as the basis of processor systems. In this paper, a reversible ALU is proposed along with its implementation and simulation QCA cells that benefit from a new reversible gate that we call NHG (Naghibzadeh–Hoshmand Gate). The proposed NHG gate has better performance in terms of cost and delay when compared with similar gates. Thus, the ALU shows acceptable improvement in measures used to evaluate reversible circuits and circuits implemented with QCA cells when compared with previous works.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25

Similar content being viewed by others

References

  1. Moore, G.E.: Cramming more components onto integrated circuits. Electronics, Volume 38, Number 8, April 19, (1965), Electronics. Retrieved (2011). doi:10.1109/N-SSC.2006.4785860

  2. Kunalan, D., Cheong, L.C., Chau, C.F., Ghazali, A.B.: Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). Semicond. Electron. (ICSE) (2014). doi:10.1109/SMELEC.2014.6920795

    Google Scholar 

  3. Devoret, H.M., Glattli, C.: Single-electron transistors. Phys. World (1998). doi:10.1088/2058-7058/11/9/26

  4. Heij, C.P., Hadley, P., Mooij, J.E.: Single electron inverter. Phys. Lett. (2000). doi:10.1063/1.1345822

    Google Scholar 

  5. Oya, T., Asai, T., Fukui, T., Amemiya, Y.: A majority-logic device using an irreversible single-electron box. IEEE Trans. Nanotechnol. (2003). doi:10.1109/TNANO.2003.808507

    Google Scholar 

  6. Lent, C.S., Tougaw, P.D., Porod, W.: Bistable saturation in coupled quantum dots for quantum cellular automata. Appl. Phys. Lett. 62, 714 (1993). doi:10.1063/1.108848

    Article  Google Scholar 

  7. Landauer, R.: Irreversibility and heat generation in the computing processes. IBM J. Res. Develop. (1961). doi:10.1147/rd.53.0183

    MATH  Google Scholar 

  8. Morris Mano, M.: Computer System Architecture, 3rd edn. Prentice-Hall Inc, Upper Saddle River, NJ (1993)

    Google Scholar 

  9. Gupta, A., Malviya, U., Kapse, V.: Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors. Engineering (NUiCONE). In: Nirma University International Conference (2012). doi:10.1109/NUICONE.2012.6493259

  10. Roohi, A., Khademolhosseini, H., Sayedsalehi, S., Navi, K.: Implementation of reversible logic design in nanoelectronics on basis of majority gates. In: Computer Architecture and Digital Systems. (CADS) CSI International Symposium (2012). doi:10.1109/CADS.2012.6316410

  11. Maity, M., Ghosal, P., Das, B.: Universal reversible logic gate design for low power computation at nano-scale. In: Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics Hyderabad, IEEE (2012). doi:10.1109/PrimeAsia.2012.6458648

  12. Sen, B., Saran, D., Saha, M., Sikdar, B.K.: Synthesis of Reversible Universal Logic around QCA with Online Testability. In: International Symposium on Electronic System Design (ISED), IEEE (2011). doi:10.1109/ISED.2011.53

  13. Sen, B., Nag, A., De, A., Sikdar, B.K.: Multilayer design of QCA multiplexer. Ann. IEEE India Conf. (2013). doi:10.1109/INDCON.2013.6725909

    Google Scholar 

  14. “QCADesigner Software”, Walus Group at the University of British Columbia, Web Address \(<\) http://www.mina.ubc.ca/qcadesigner_downloads \(>\), (2011)

  15. Lewandowski, M., Ranganathan, N., Morrison, M.: Behavioral model of integrated qubit gates for quantum reversible logic design. In: VLSI (ISVLSI), IEEE Computer Society Annual Symposium (2013). doi:10.1109/ISVLSI.2013.6654658

  16. Mohammadi, M., Eshghi, M.: On figures of merit in reversible and quantum logic designs. Q. Inf. Process. (2009). doi:10.1007/s11128-009-0106-0

    MATH  Google Scholar 

  17. Syamala, Y., Tilak, A.V.N.: Reversible arithmetic logic unit. In: Electronics Computer Technology (ICECT), International Conference (2011). doi:10.1109/ICECTECH.2011.5941987

  18. Guan, Z., Li, W., Ding, W., Hang, Y., Ni, L.: An Arithmetic Logic Unit design based on reversible logic gates. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (2011). doi:10.1109/PACRIM.2011.6033020

  19. Gopal, L., Mahayadin, N. S. M., Chowdhury, A.K., Gopalai, A.A., Singh, A. K.: Design and synthesis of reversible arithmetic and Logic Unit (ALU). In: Computer, Communications, and Control Technology (I4CT), International Conference (2014). doi:10.1109/I4CT.2014.6914191

  20. Haghparast, N., Navi, K.: A Novel reversible BCD adder for nanotechnology based systems. Am. J. Appl. Sci. (2008). doi:10.3844/ajassp.2008.282.288

    Google Scholar 

  21. Ranganthan, N., Morrison, M.: Design of a reversible ALU based on novel programmable reversible logic gate structures. In: IEEE Computer Society Annual Symposium (2011). doi:10.1109/ISVLSI.2011.30

  22. Rakshith, T.R., Saligram, R.: Parity preserving logic based fault tolerant reversible ALU. In: Information & Communication Technologies (ICT) IEEE Conference (2013). doi:10.1109/CICT.2013.6558144

  23. Kaur, T., Singh, N.: Design of fault tolerant arithmetic & logical unit using reversible logic. In: International Conference on Machine Intelligence Research and Advancement (2013). doi:10.1109/CICT.2013.6558144

  24. Morrison, M., Lewandowski, M., Meana, R., Ranganathan, N.: Design of a novel reversible ALU using an enhanced carry look- ahead adder. In: IEEE Nanotechnology Conference (2011). doi:10.1109/NANO.2011.6144406

  25. Sen, B., Dutta, M., Singh, D. K., Saran, D., Sidkar, B. K.: QCA multiplexer based design of reversible ALU. In: IEEE International Conference on Circuits and Systems (ICCAS) (2012). doi:10.1109/ICCircuitsAndSystems.2012.6408309

  26. Sen, B., Dutta, M., Goswami, M., Sidkar, B.K.: Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability. Microelectron. J. (2014). doi:10.1016/j.mejo.2014.08.012

    Google Scholar 

  27. Sen, B., Dutta, M., Banik, D., Singh, D.K., Sidkar, B.K.: Design of fault tolerant reversible arithmetic logic unit in QCA. In: International Symposium on Electronic System Design (ISED) (2012). doi:10.1109/ISED.2012.50

  28. Chaves, J.F., Silva, D.S., Camargos, V.V., Neto, O.P.V.: Towards reversible QCA computers: Reversible gates and ALU.” In: IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS) (2015). doi:10.1109/LASCAS.2015.7250458

  29. Gupta P, Agrawal A, Jha N (2006) An algorithm for synthesis of reversible logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. doi:10.1109/TCAD.2006.871622

  30. Miller, D.M., Dueck,G.W., Maslov, D.:Atransformation based algorithm for reversible logic synthesis. In: Proceedings of the 40th Design Automation Conference, Anaheim, CA, pp. 318–323 (2003)

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Imam Reza International University, Mashhad, Iran

    Armin Naghibzadeh

  2. Department of Electrical Engineering, Imam Reza International University, Mashhad, Iran

    Monireh Houshmand

Authors
  1. Armin Naghibzadeh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Monireh Houshmand
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Monireh Houshmand.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Naghibzadeh, A., Houshmand, M. Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters. J Comput Electron 16, 883–895 (2017). https://doi.org/10.1007/s10825-017-1004-9

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-017-1004-9

Keywords

Search

Navigation