Skip to main content
SpringerLink
Log in

Study of self-heating effects in SOI and conventional MOSFETs with electro-thermal particle-based device simulator

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

In this paper we present a study of self-heating effects in nanoscale SOI (Silicon-On-Insulator) devices and conventional MOSFETs using an in-house electro-thermal particle-based device simulator. We first describe the key features of the electro-thermal Monte Carlo device simulator (the two-dimensional (2D) and the three-dimensional version (3D) of the tool) and then we present a series of representative simulation results that clearly illustrate the importance of self-heating in larger nanoscale devices made in SOI technology. Our simulation results for planar SOI devices (using 2D version of the tool) show that in the smallest devices considered, heat dissipation occurs in the contacts, not in the active channel region of the device. This is because of two factors: pronounced velocity overshoot effect and the smaller thermal resistance of the buried oxide layer. We propose methods in which heat can be effectively removed from the device by using silicon on diamond and silicon on AlN technologies. To simulate self heating in nanowire transistors, the 2D simulator was extended to three spatial dimensions. We study the interplay of Coulomb interactions due to the presence of a random trap at the source end of the channel in nanowire transistors, the influence of a positive and a negative trap on the magnitude of the on-current and the role of the potential barrier at the source end of the channel. Finally, we examine the importance of self-heating effects in conventional MOSFETs used for low-power applications. We find that the average temperature increase obtained with our simulator of about 10 K is almost identical to the value that has to be used in low-power circuit simulations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Im, S., Banerjee, K.: Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs. Tech. Dig. IEDM 727–730 (2000)

  2. www.intel.com

  3. Liu, W., Asheghi, M.: Phonon-boundary scattering in ultra-thin single crystal silicon layers. Appl. Phys. Lett. 84, 3819–3821 (2004)

    Article  Google Scholar 

  4. Li, D., Wu, Y., Kim, P., Shi, L., Yang, P., Majumdar, A.: Thermal conductivity of individual silicon nanowires. Appl. Phys. Lett. 83, 2934 (2003)

    Article  Google Scholar 

  5. Pop, E., Banerjee, K., Sverdrup, P., Dutton, R., Goodson, K.: Localized heating effects and scaling of sub-0.18 micron CMOS devices. In: IEDM Techn. Dig., p. 679 (2001)

    Google Scholar 

  6. Majumdar, A., Fushinobu, K., Hijikata, K.: Effect of gate voltage on hot electron and hot phonon interaction and transport in a submicrometer transistor. J. Appl. Phys. 77, 6686–6694 (1995)

    Article  Google Scholar 

  7. Majumdar, A.: Microscale heat conduction in dielectric thin films. J. Heat Transf. 115, 7–16 (1993)

    Article  Google Scholar 

  8. Holland, M.G.: Phonon scattering in semiconductors from thermal conductivity studies. Phys. Rev. A 134(2), A471–A480 (1964)

    Google Scholar 

  9. Raleva, K., Vasileska, D., Goodnick, S.M., Nedjalkov, M.: Modeling thermal effects in nanodevices. IEEE Trans. Electron Devices 55(6), 1306–1316 (2008)

    Article  Google Scholar 

  10. Raleva, K., Vasileska, D., Goodnick, S.M.: Is SOD technology the solution to heating problems in SOI devices? IEEE Electron Device Lett. 29(6), 621–624 (2008)

    Article  Google Scholar 

  11. Silvaco Manual. www.silvaco.com

  12. Lai, J., Majumdar, A.: Concurrent thermal and electrical modeling of submicrometer silicon devices. J. Appl. Phys. 79, 7353–7361 (1996)

    Article  Google Scholar 

  13. Vasileska, D., Raleva, K., Goodnick, S.M.: Electrothermal studies of FD SOI devices that utilize a new theoretical model for the temperature and thickness dependence of the thermal conductivity. IEEE Trans. Electron Devices 57, 726–728 (2010)

    Article  Google Scholar 

  14. Sondheimer, E.H.: The mean free path of electrons in metals. Adv. Phys. 50, 499–537 (2001). Reprinted from Advances in Physics, vol. 1, no. 1, January 1952

    Article  Google Scholar 

  15. Vasileska, D., Raleva, K., Goodnick, S.M.: Self-heating effects in nano-scale FD SOI devices: The role of the substrate, boundary conditions at various interfaces and the dielectric material type for the BOX. IEEE Trans. Electron Devices 56, 3064–3071 (2009)

    Article  Google Scholar 

  16. Chu, P.K.: Novel silicon-on-insulator structures for reduced self-heating effects. IEEE Circuits Syst. Mag. 5(4), 18–29 (2005)

    Article  Google Scholar 

  17. Gadiyak, G.V., Obrecht, M.S.: Simulation of semiconductor devices and processes. In: Proceedings of the Second International Conference, p. 147 (1986)

    Google Scholar 

  18. Vasileska, D., Hossain, A., Goodnick, S.M.: The role of the source and drain contacts on self-heating effect in nanowire transistors. In: 25th Symposium on Microelectronics Technology and Devices, pp. 83–91, September 2010, ECS Transactions, vol. 31, no. 1

    Google Scholar 

  19. Raman, A., Walker, D.G., Fisher, T.S.: Non-equilibrium thermal effects in SOI power transistors. Solid-State Electron. 47, 1265–1273 (2003)

    Article  Google Scholar 

  20. van der Wagt, P.: Teradyne, private communication

Download references

Acknowledgements

This work was supported in part by a NSF grant under Contract No. ECCS 0901251.

Author information

Authors and Affiliations

  1. FEIT, University Sts. Cyril and Methodius, Skopje, Republic of Macedonia

    K. Raleva

  2. Arizona State University, Tempe, AZ, USA

    D. Vasileska, S.-K. Yoo & S. M. Goodnick

  3. Intel Corp., Chandler, AZ, USA

    A. Hossain

Authors
  1. K. Raleva
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. D. Vasileska
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. Hossain
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. S.-K. Yoo
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. S. M. Goodnick
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to D. Vasileska.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Raleva, K., Vasileska, D., Hossain, A. et al. Study of self-heating effects in SOI and conventional MOSFETs with electro-thermal particle-based device simulator. J Comput Electron 11, 106–117 (2012). https://doi.org/10.1007/s10825-012-0384-0

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-012-0384-0

Keywords

Search

Navigation