Skip to main content
SpringerLink
Log in

A Configurable Hardware Architecture for Runtime Application of Network Calculus

  • Published:
International Journal of Parallel Programming Aims and scope Submit manuscript

Abstract

Network Calculus has been a foundational theory for analyzing and ensuring Quality-of-Service (QoS) in a variety of networks including Networks on Chip (NoCs). To fulfill dynamic QoS requirements of applications, runtime application of network calculus is essential. However, the primitive operations in network calculus such as arrival curve, min-plus convolution and min-plus deconvolution are very time consuming when calculated in software because of the large volume and long latency of computation. For the first time, we propose a configurable hardware architecture to enable runtime application of network calculus. It employs a unified pipeline that can be dynamically configured to efficiently calculate the arrival curve, min-plus convolution, and min-plus deconvolution at runtime. We have implemented and synthesized this hardware architecture on a Xilinx FPGA platform to quantify its performance and resource consumption. Furthermore, we have built a prototype NoC system incorporating this hardware for dynamic flow regulation to effectively achieve QoS at runtime.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. Cruz, R.L.: A calculus for network delay, part I: network elements in isolation; part II: network analysis. IEEE Trans. Inf. Theory 37(1), 114–131 (1991)

    Article  MathSciNet  Google Scholar 

  2. Boudec, J.-Y.L., Thiran, P.: Network Calculus: A Theory of Deterministic Queuing Systems for the Internet (LNCS 2050). Springer, Heidelberg, Germany (2004)

    Google Scholar 

  3. Chang, C.-S.: Performance Guarantees in Communication Networks. Springer-Verlag, London, U.K. (2000)

    Book  Google Scholar 

  4. Jiang, Y., Liu, Y.: Stochastic Network Calculus. Springer, London, U.K. (2008)

    MATH  Google Scholar 

  5. Qian, Y., Lu, Z., Dou, W.: Analysis of worst-case delay bounds for on-chip packet-switching networks. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD) 29(5), 802–815 (2010)

    Article  Google Scholar 

  6. Huang, K., Chen, G., Buckl, C., Knoll, A.: Conforming the runtime inputs for hard real-time embedded systems. In: Proceeding of the 49th Design Automation Conference (DAC), (2012)

  7. Lu, Z., Zhao, X.: xMAS-based QoS analysis methodology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(2), 364–377 (2018)

    Article  Google Scholar 

  8. de Dinechin, B. D., Durand, Y., van Amstel, D., Ghiti, A.: Guaranteed services of the NoC of a manycore processor. In Proc. of Int. Workshop on Network on Chip Architecture, Cambridge, U.K., pp. 11–16 (2014)

  9. Wandeler, E., Thiele, L., et al.: System architecture evaluation using modular performance analysis—A case study. Softw. Tools Technol. Transf. 8, 649–667 (2006)

    Article  Google Scholar 

  10. Du, G., Li, M., et al.: An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs. In: Proc. of Int. Symposium on Networks-on-Chip (NOCS), Sept. (2014)

  11. Du, G., Ou, Y. et al.: OLITS: an ohm’s law-like traffic splitting model based on congestion prediction. In: Proc. of 2016 Design, Automation and Test in Europe Conference, March (2016)

  12. Lu, Z., Millberg, M. et al.: Flow Regulation for On-Chip Communication. In: Proc. of 2009 Design, Automation and Test in Europe Conference (DATE), Nice, France, April (2009)

  13. Lu, Z., Wang, Y.: Dynamic flow regulation for ip integration on network-on-chip. In: The 6th ACM/IEEE International Symposium on Networks-on-Chip (NOCS), May (2012)

  14. Lu, Z., Yao, Y.: Dynamic traffic regulation in NoC-based systems. IEEE Trans. VLSI Syst. 25(2), 556–569 (2017)

    Article  MathSciNet  Google Scholar 

  15. Du, G., Liu, G., et al.: SSS: self-aware system on chip using a static-dynamic hybrid method. ACM J. Emerg. Technol. Comput. Syst. 15(3), 28 (2019)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Computer, National University of Defense Technology, Changsha, People’s Republic of China

    Xiao Hu

  2. KTH Royal Institute of Technology, Stockholm, Sweden

    Zhonghai Lu

Authors
  1. Xiao Hu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zhonghai Lu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Xiao Hu.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Hu, X., Lu, Z. A Configurable Hardware Architecture for Runtime Application of Network Calculus. Int J Parallel Prog 49, 745–760 (2021). https://doi.org/10.1007/s10766-021-00700-7

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10766-021-00700-7

Keywords

Search

Navigation